From: Palmer Dabbelt <palmer@dabbelt.com> To: peterz@infradead.org To: mingo@redhat.com To: mcgrof@kernel.org To: viro@zeniv.linux.org.uk To: sfr@canb.auug.org.au To: nicolas.dichtel@6wind.com To: rmk+kernel@armlinux.org.uk To: msalter@redhat.com To: tklauser@distanz.ch To: will.deacon@arm.com To: james.hogan@imgtec.com To: paul.gortmaker@windriver.com To: linux@roeck-us.net To: linux-kernel@vger.kernel.org To: linux-arch@vger.kernel.org To: albert@sifive.com To: patches@groups.riscv.org Subject: RISC-V Linux Port v4 Date: Tue, 4 Jul 2017 12:50:53 -0700 [thread overview] Message-ID: <20170704195102.3974-1-palmer@dabbelt.com> (raw) Thanks to everyone who has participated in the review process so far. There have only been a few changes since the v3 patch set: * The cmpxchg64 syscall is no longer enabled on 32-bit systems. It's not possible to provide this on SMP systems, and it's not necessary as glibc knows not to call it. * We provide a ELF_HWCAP so users can determine the ISA of the machine the kernel is running on. * The multi-line comments are in a better form. * There were a handful of headers that could be replaced with the asm-generic versions, and a few unnecessary definitions. * We no longer use printk, but instead use pr_*. * A few Kconfig and defconfig entries have been cleaned up. Since things have really calmed down, I think it would be good to try and get this into 4.13 (ie, during this merge window). This might let us get into the upcoming glibc release as well. Does that seem possible? Like last time, in case one gets eaten by the mailing list this is also available as a git tree on our Git Hub https://github.com/riscv/riscv-linux/tree/riscv-for-submission-arch-v4 This patch set just contains the arch code, we have various drivers that are required to build and boot a RISC-V system. A tree that contains this patch set merged with all our other patch sets lives at https://github.com/riscv/riscv-linux/tree/riscv-for-submission-v4 a83d4bb70b76 pci: Add a generic, weakly-linked pcibios_fixup_bus a3445d3b4ff1 pci: Add a generic, weakly-linked pcibios_align_resource d97ac4f5bb1d Merge branch 'riscv-for-submission-arch-v4' into riscv-for-submission-v4 0705a31372d4 Merge branch 'riscv-for-submission-clk-v2' into riscv-for-submission-v4 a6c8eb9af199 Merge branch 'riscv-for-submission-irq-v2' into riscv-for-submission-v4 3e5b46967f66 Merge branch 'riscv-for-submission-lib-v2' into riscv-for-submission-v4 8ca3c2cdefed Merge branch 'riscv-for-submission-pci-v3' into riscv-for-submission-v4 e1aa9abddfa8 Merge branch 'riscv-for-submission-tty-v2' into riscv-for-submission-v4 If you're going to try to build or boot the kernel, I'd recommend using that. Thanks to everyone who has helped review our port! [PATCH 1/9] RISC-V: Init and Halt Code [PATCH 2/9] RISC-V: Atomic and Locking Code [PATCH 3/9] RISC-V: Generic library routines and assembly [PATCH 4/9] RISC-V: ELF and module implementation [PATCH 5/9] RISC-V: Task implementation [PATCH 6/9] RISC-V: Device, timer, IRQs, and the SBI [PATCH 7/9] RISC-V: Paging and MMU [PATCH 8/9] RISC-V: User-facing API [PATCH 9/9] RISC-V: Build Infastructure
WARNING: multiple messages have this Message-ID (diff)
From: Palmer Dabbelt <palmer@dabbelt.com> To: peterz@infradead.org, mingo@redhat.com, mcgrof@kernel.org, viro@zeniv.linux.org.uk, sfr@canb.auug.org.au, nicolas.dichtel@6wind.com, rmk+kernel@armlinux.org.uk, msalter@redhat.com, tklauser@distanz.ch, will.deacon@arm.com, james.hogan@imgtec.com, paul.gortmaker@windriver.com, linux@roeck-us.net, linux-kernel@vger.kernel.org, linux-arch@vger.kernel.org, albert@sifive.com, patches@groups.riscv.org Subject: RISC-V Linux Port v4 Date: Tue, 4 Jul 2017 12:50:53 -0700 [thread overview] Message-ID: <20170704195102.3974-1-palmer@dabbelt.com> (raw) Thanks to everyone who has participated in the review process so far. There have only been a few changes since the v3 patch set: * The cmpxchg64 syscall is no longer enabled on 32-bit systems. It's not possible to provide this on SMP systems, and it's not necessary as glibc knows not to call it. * We provide a ELF_HWCAP so users can determine the ISA of the machine the kernel is running on. * The multi-line comments are in a better form. * There were a handful of headers that could be replaced with the asm-generic versions, and a few unnecessary definitions. * We no longer use printk, but instead use pr_*. * A few Kconfig and defconfig entries have been cleaned up. Since things have really calmed down, I think it would be good to try and get this into 4.13 (ie, during this merge window). This might let us get into the upcoming glibc release as well. Does that seem possible? Like last time, in case one gets eaten by the mailing list this is also available as a git tree on our Git Hub https://github.com/riscv/riscv-linux/tree/riscv-for-submission-arch-v4 This patch set just contains the arch code, we have various drivers that are required to build and boot a RISC-V system. A tree that contains this patch set merged with all our other patch sets lives at https://github.com/riscv/riscv-linux/tree/riscv-for-submission-v4 a83d4bb70b76 pci: Add a generic, weakly-linked pcibios_fixup_bus a3445d3b4ff1 pci: Add a generic, weakly-linked pcibios_align_resource d97ac4f5bb1d Merge branch 'riscv-for-submission-arch-v4' into riscv-for-submission-v4 0705a31372d4 Merge branch 'riscv-for-submission-clk-v2' into riscv-for-submission-v4 a6c8eb9af199 Merge branch 'riscv-for-submission-irq-v2' into riscv-for-submission-v4 3e5b46967f66 Merge branch 'riscv-for-submission-lib-v2' into riscv-for-submission-v4 8ca3c2cdefed Merge branch 'riscv-for-submission-pci-v3' into riscv-for-submission-v4 e1aa9abddfa8 Merge branch 'riscv-for-submission-tty-v2' into riscv-for-submission-v4 If you're going to try to build or boot the kernel, I'd recommend using that. Thanks to everyone who has helped review our port! [PATCH 1/9] RISC-V: Init and Halt Code [PATCH 2/9] RISC-V: Atomic and Locking Code [PATCH 3/9] RISC-V: Generic library routines and assembly [PATCH 4/9] RISC-V: ELF and module implementation [PATCH 5/9] RISC-V: Task implementation [PATCH 6/9] RISC-V: Device, timer, IRQs, and the SBI [PATCH 7/9] RISC-V: Paging and MMU [PATCH 8/9] RISC-V: User-facing API [PATCH 9/9] RISC-V: Build Infastructure
next reply other threads:[~2017-07-04 19:51 UTC|newest] Thread overview: 58+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-07-04 19:50 Palmer Dabbelt [this message] 2017-07-04 19:50 ` RISC-V Linux Port v4 Palmer Dabbelt 2017-07-04 19:50 ` [PATCH 1/9] RISC-V: Init and Halt Code Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt [not found] ` <alpine.DEB.2.20.1707042224560.2131@nanos> 2017-07-04 21:17 ` [patches] " Karsten Merker 2017-07-05 6:39 ` Thomas Gleixner 2017-07-04 21:54 ` [patches] " Jonathan Neuschäfer 2017-07-06 22:34 ` Palmer Dabbelt 2017-07-06 22:34 ` Palmer Dabbelt 2017-07-07 12:58 ` Jonathan Neuschäfer 2017-07-10 20:39 ` Palmer Dabbelt 2017-07-10 20:39 ` Palmer Dabbelt 2017-07-04 19:50 ` [PATCH 2/9] RISC-V: Atomic and Locking Code Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-05 8:43 ` Peter Zijlstra 2017-07-06 11:08 ` Boqun Feng 2017-07-06 7:26 ` Peter Zijlstra 2017-07-07 1:04 ` Palmer Dabbelt 2017-07-07 1:04 ` Palmer Dabbelt 2017-07-07 2:14 ` Boqun Feng 2017-07-10 20:39 ` Palmer Dabbelt 2017-07-07 8:08 ` Peter Zijlstra 2017-07-10 20:39 ` Palmer Dabbelt 2017-07-06 10:33 ` Boqun Feng 2017-07-07 13:16 ` [patches] " Jonathan Neuschäfer 2017-07-10 20:39 ` Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:50 ` [PATCH 3/9] RISC-V: Generic library routines and assembly Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:50 ` [PATCH 4/9] RISC-V: ELF and module implementation Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:50 ` [PATCH 5/9] RISC-V: Task implementation Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:50 ` [PATCH 6/9] RISC-V: Device, timer, IRQs, and the SBI Palmer Dabbelt 2017-07-04 19:50 ` Palmer Dabbelt 2017-07-04 19:51 ` [PATCH 7/9] RISC-V: Paging and MMU Palmer Dabbelt 2017-07-04 19:51 ` Palmer Dabbelt 2017-07-04 19:51 ` Palmer Dabbelt 2017-07-04 19:51 ` [PATCH 8/9] RISC-V: User-facing API Palmer Dabbelt 2017-07-04 19:51 ` Palmer Dabbelt 2017-07-05 10:24 ` James Hogan 2017-07-05 10:24 ` James Hogan 2017-07-06 2:01 ` Christoph Hellwig 2017-07-06 8:55 ` Will Deacon 2017-07-06 15:34 ` Christoph Hellwig 2017-07-06 15:45 ` Will Deacon [not found] ` <mhng-f92ef7c4-049a-4a71-be12-c600d1d7858b@palmer-si-x1c4> 2017-07-10 20:18 ` Palmer Dabbelt 2017-07-11 13:22 ` Will Deacon 2017-07-11 13:55 ` Christoph Hellwig 2017-07-11 17:28 ` Palmer Dabbelt 2017-07-11 17:28 ` Palmer Dabbelt 2017-07-11 17:07 ` Palmer Dabbelt 2017-07-06 15:34 ` Dave P Martin 2017-07-04 19:51 ` Palmer Dabbelt 2017-07-04 19:51 ` [PATCH 9/9] RISC-V: Build Infastructure Palmer Dabbelt 2017-07-04 19:51 ` Palmer Dabbelt
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20170704195102.3974-1-palmer@dabbelt.com \ --to=palmer@dabbelt.com \ --cc=peterz@infradead.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.