From: Patchwork <patchwork@patchwork.openembedded.org>
To: Khem Raj <raj.khem@gmail.com>
Cc: openembedded-core@lists.openembedded.org
Subject: ✗ patchtest: failure for Add foundation for riscv architecture
Date: Fri, 06 Oct 2017 01:00:31 -0000 [thread overview]
Message-ID: <20171006010031.2786.50773@do.openembedded.org> (raw)
In-Reply-To: <cover.1507250774.git.raj.khem@gmail.com>
== Series Details ==
Series: Add foundation for riscv architecture
Revision: 1
URL : https://patchwork.openembedded.org/series/9254/
State : failure
== Summary ==
Thank you for submitting this patch series to OpenEmbedded Core. This is
an automated response. Several tests have been executed on the proposed
series by patchtest resulting in the following failures:
* Issue A patch file has been added, but does not have a Signed-off-by tag [test_signed_off_by_presence]
Suggested fix Sign off the added patch file (meta/recipes-devtools/gcc/gcc-7.2/0050-RISC-V-Handle-non-legitimate-address-in-riscv_legiti.patch)
If you believe any of these test results are incorrect, please reply to the
mailing list (openembedded-core@lists.openembedded.org) raising your concerns.
Otherwise we would appreciate you correcting the issues and submitting a new
version of the patchset if applicable. Please ensure you add/increment the
version number when sending the new version (i.e. [PATCH] -> [PATCH v2] ->
[PATCH v3] -> ...).
---
Test framework: http://git.yoctoproject.org/cgit/cgit.cgi/patchtest
Test suite: http://git.yoctoproject.org/cgit/cgit.cgi/patchtest-oe
next prev parent reply other threads:[~2017-10-06 1:00 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-10-06 0:50 [PATCH 00/10] Add foundation for riscv architecture Khem Raj
2017-10-06 0:50 ` [PATCH 01/10] site: Add riscv32 and riscv64 Khem Raj
2017-10-06 0:50 ` [PATCH 02/10] insane: Add entries for riscv 32bit/64bit Khem Raj
2017-10-06 0:50 ` [PATCH 03/10] siteinfo: Define data for riscv32 and riscv64 Khem Raj
2017-10-06 0:50 ` [PATCH 04/10] kernel-arch.bbclass: Add riscv to kernel arch map Khem Raj
2017-10-06 0:50 ` [PATCH 05/10] runqemu: Add riscv support for qemu machines Khem Raj
2017-10-06 0:50 ` [PATCH 06/10] binutils: Convert SRC_URI and SRCREV to weak defines Khem Raj
2017-10-06 10:22 ` Burton, Ross
2017-10-06 13:23 ` Khem Raj
2017-10-06 0:50 ` [PATCH 07/10] gcc: Backport fix for a segfault on riscv Khem Raj
2017-10-06 0:50 ` [PATCH 08/10] gcc-runtime: Disable libitm " Khem Raj
2017-10-06 0:50 ` [PATCH 09/10] elfutils: Fix missing library on linker cmdline Khem Raj
2017-10-06 0:50 ` [PATCH 10/10] openssl: Add support for riscv32/riscv64 Khem Raj
2017-10-06 1:00 ` Patchwork [this message]
2017-10-15 20:36 ` [PATCH 00/10] Add foundation for riscv architecture Trevor Woerner
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20171006010031.2786.50773@do.openembedded.org \
--to=patchwork@patchwork.openembedded.org \
--cc=openembedded-core@lists.openembedded.org \
--cc=raj.khem@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.