* mmDPREFCLK_CNTL, max_clks_by_state missing for dce60
@ 2018-02-10 21:25 sylvain.bertrand-Re5JQEeQqe8AvxtiuMwx3w
0 siblings, 0 replies; only message in thread
From: sylvain.bertrand-Re5JQEeQqe8AvxtiuMwx3w @ 2018-02-10 21:25 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW
Hi,
In my attempt to add the code for dce6 in dc (I base myself on dce80 code), it
seems I miss the mmDPREFCLK_CNTL (dc/dce/dce_clocks.h) register description for
dce60. I have mmDENTIST_DISPCLK_CNTL though.
I miss too the "max_clks_by_state" per power state limits (dc/dce/dce_clocks.c)
for dce60 as I could not find any in amdgpu direct display code. A wild guess
would be those limits are the same than those for dce80.
More I get into DC code, more I get puzzled about what benefits would bring DC
code for the current dce60 hardware: Is dce60 _really_ able to do DP adaptive
sync (freesync)?
regards,
--
Sylvain
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2018-02-10 21:25 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-02-10 21:25 mmDPREFCLK_CNTL, max_clks_by_state missing for dce60 sylvain.bertrand-Re5JQEeQqe8AvxtiuMwx3w
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.