From: Jean-Philippe Brucker <jean-philippe.brucker@arm.com> To: linux-arm-kernel@lists.infradead.org, linux-pci@vger.kernel.org, linux-acpi@vger.kernel.org, devicetree@vger.kernel.org, iommu@lists.linux-foundation.org, kvm@vger.kernel.org Cc: joro@8bytes.org, robh+dt@kernel.org, mark.rutland@arm.com, catalin.marinas@arm.com, will.deacon@arm.com, lorenzo.pieralisi@arm.com, hanjun.guo@linaro.org, sudeep.holla@arm.com, rjw@rjwysocki.net, lenb@kernel.org, robin.murphy@arm.com, bhelgaas@google.com, alex.williamson@redhat.com, tn@semihalf.com, liubo95@huawei.com, thunder.leizhen@huawei.com, xieyisheng1@huawei.com, xuzaibo@huawei.com, ilias.apalodimas@linaro.org, jonathan.cameron@huawei.com, shunyong.yang@hxt-semitech.com, nwatters@codeaurora.org, okaya@codeaurora.org, jcrouse@codeaurora.org, rfranz@cavium.com, dwmw2@infradead.org, jacob.jun.pan@linux.intel.com, yi.l.liu@intel.com, ashok.raj@intel.com, robdclark@gmail.com, christian.koenig@amd.com, bharatku@xilinx.com Subject: [PATCH 26/37] iommu/arm-smmu-v3: Add support for Hardware Translation Table Update Date: Mon, 12 Feb 2018 18:33:41 +0000 [thread overview] Message-ID: <20180212183352.22730-27-jean-philippe.brucker@arm.com> (raw) In-Reply-To: <20180212183352.22730-1-jean-philippe.brucker@arm.com> If the SMMU supports it and the kernel was built with HTTU support, enable hardware update of access and dirty flags. This is essential for shared page tables, to reduce the number of access faults on the fault queue. We can still enable HTTU if CPUs don't support it, because the kernel always checks for HW dirty bit and updates the PTE flags atomically. Signed-off-by: Jean-Philippe Brucker <jean-philippe.brucker@arm.com> --- drivers/iommu/arm-smmu-v3-context.c | 20 ++++++++++++++++++-- drivers/iommu/arm-smmu-v3.c | 12 ++++++++++++ drivers/iommu/iommu-pasid.h | 4 ++++ 3 files changed, 34 insertions(+), 2 deletions(-) diff --git a/drivers/iommu/arm-smmu-v3-context.c b/drivers/iommu/arm-smmu-v3-context.c index 5b8c5875e0d9..eaeba1bec2e9 100644 --- a/drivers/iommu/arm-smmu-v3-context.c +++ b/drivers/iommu/arm-smmu-v3-context.c @@ -62,7 +62,16 @@ #define ARM64_TCR_TBI0_SHIFT 37 #define ARM64_TCR_TBI0_MASK 0x1UL +#define ARM64_TCR_HA_SHIFT 39 +#define ARM64_TCR_HA_MASK 0x1UL +#define ARM64_TCR_HD_SHIFT 40 +#define ARM64_TCR_HD_MASK 0x1UL + #define CTXDESC_CD_0_AA64 (1UL << 41) +#define CTXDESC_CD_0_TCR_HD_SHIFT 42 +#define CTXDESC_CD_0_TCR_HA_SHIFT 43 +#define CTXDESC_CD_0_HD (1UL << CTXDESC_CD_0_TCR_HD_SHIFT) +#define CTXDESC_CD_0_HA (1UL << CTXDESC_CD_0_TCR_HA_SHIFT) #define CTXDESC_CD_0_S (1UL << 44) #define CTXDESC_CD_0_R (1UL << 45) #define CTXDESC_CD_0_A (1UL << 46) @@ -199,7 +208,7 @@ static __le64 *arm_smmu_get_cd_ptr(struct arm_smmu_cd_tables *tbl, u32 ssid) return l1_desc->ptr + idx * CTXDESC_CD_DWORDS; } -static u64 arm_smmu_cpu_tcr_to_cd(u64 tcr) +static u64 arm_smmu_cpu_tcr_to_cd(struct arm_smmu_context_cfg *cfg, u64 tcr) { u64 val = 0; @@ -214,6 +223,12 @@ static u64 arm_smmu_cpu_tcr_to_cd(u64 tcr) val |= ARM_SMMU_TCR2CD(tcr, IPS); val |= ARM_SMMU_TCR2CD(tcr, TBI0); + if (cfg->hw_access) + val |= ARM_SMMU_TCR2CD(tcr, HA); + + if (cfg->hw_dirty) + val |= ARM_SMMU_TCR2CD(tcr, HD); + return val; } @@ -269,7 +284,7 @@ static int __arm_smmu_write_ctx_desc(struct arm_smmu_cd_tables *tbl, int ssid, iommu_pasid_flush(&tbl->pasid, ssid, true); - val = arm_smmu_cpu_tcr_to_cd(cd->tcr) | + val = arm_smmu_cpu_tcr_to_cd(cfg, cd->tcr) | #ifdef __BIG_ENDIAN CTXDESC_CD_0_ENDI | #endif @@ -460,6 +475,7 @@ arm_smmu_alloc_shared_cd(struct iommu_pasid_table_ops *ops, struct mm_struct *mm reg = read_sanitised_ftr_reg(SYS_ID_AA64MMFR0_EL1); par = cpuid_feature_extract_unsigned_field(reg, ID_AA64MMFR0_PARANGE_SHIFT); tcr |= par << ARM_LPAE_TCR_IPS_SHIFT; + tcr |= TCR_HA | TCR_HD; cd->ttbr = virt_to_phys(mm->pgd); cd->tcr = tcr; diff --git a/drivers/iommu/arm-smmu-v3.c b/drivers/iommu/arm-smmu-v3.c index 1cdeea7e22cb..8528704627b5 100644 --- a/drivers/iommu/arm-smmu-v3.c +++ b/drivers/iommu/arm-smmu-v3.c @@ -67,6 +67,8 @@ #define IDR0_ASID16 (1 << 12) #define IDR0_ATS (1 << 10) #define IDR0_HYP (1 << 9) +#define IDR0_HD (1 << 7) +#define IDR0_HA (1 << 6) #define IDR0_BTM (1 << 5) #define IDR0_COHACC (1 << 4) #define IDR0_TTF_SHIFT 2 @@ -573,6 +575,8 @@ struct arm_smmu_device { #define ARM_SMMU_FEAT_E2H (1 << 14) #define ARM_SMMU_FEAT_BTM (1 << 15) #define ARM_SMMU_FEAT_SVA (1 << 16) +#define ARM_SMMU_FEAT_HA (1 << 17) +#define ARM_SMMU_FEAT_HD (1 << 18) u32 features; #define ARM_SMMU_OPT_SKIP_PREFETCH (1 << 0) @@ -1631,6 +1635,8 @@ static int arm_smmu_domain_finalise_s1(struct arm_smmu_domain *smmu_domain, .arm_smmu = { .stall = !!(smmu->features & ARM_SMMU_FEAT_STALL_FORCE), .asid_bits = smmu->asid_bits, + .hw_access = !!(smmu->features & ARM_SMMU_FEAT_HA), + .hw_dirty = !!(smmu->features & ARM_SMMU_FEAT_HD), }, }; @@ -2865,6 +2871,12 @@ static int arm_smmu_device_hw_probe(struct arm_smmu_device *smmu) smmu->features |= ARM_SMMU_FEAT_E2H; } + if (reg & (IDR0_HA | IDR0_HD)) { + smmu->features |= ARM_SMMU_FEAT_HA; + if (reg & IDR0_HD) + smmu->features |= ARM_SMMU_FEAT_HD; + } + /* * If the CPU is using VHE, but the SMMU doesn't support it, the SMMU * will create TLB entries for NH-EL1 world and will miss the diff --git a/drivers/iommu/iommu-pasid.h b/drivers/iommu/iommu-pasid.h index 77e449a1655b..46fd44e7f4f1 100644 --- a/drivers/iommu/iommu-pasid.h +++ b/drivers/iommu/iommu-pasid.h @@ -79,6 +79,8 @@ struct iommu_pasid_sync_ops { * * SMMU properties: * @stall: devices attached to the domain are allowed to stall. + * @hw_dirty: hardware may update dirty flag + * @hw_access: hardware may update access flag * @asid_bits: number of ASID bits supported by the SMMU * * @s1fmt: PASID table format, chosen by the allocator. @@ -86,6 +88,8 @@ struct iommu_pasid_sync_ops { struct arm_smmu_context_cfg { u8 stall:1; u8 asid_bits; + u8 hw_dirty:1; + u8 hw_access:1; #define ARM_SMMU_S1FMT_LINEAR 0x0 #define ARM_SMMU_S1FMT_4K_L2 0x1 -- 2.15.1
WARNING: multiple messages have this Message-ID (diff)
From: jean-philippe.brucker@arm.com (Jean-Philippe Brucker) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 26/37] iommu/arm-smmu-v3: Add support for Hardware Translation Table Update Date: Mon, 12 Feb 2018 18:33:41 +0000 [thread overview] Message-ID: <20180212183352.22730-27-jean-philippe.brucker@arm.com> (raw) In-Reply-To: <20180212183352.22730-1-jean-philippe.brucker@arm.com> If the SMMU supports it and the kernel was built with HTTU support, enable hardware update of access and dirty flags. This is essential for shared page tables, to reduce the number of access faults on the fault queue. We can still enable HTTU if CPUs don't support it, because the kernel always checks for HW dirty bit and updates the PTE flags atomically. Signed-off-by: Jean-Philippe Brucker <jean-philippe.brucker@arm.com> --- drivers/iommu/arm-smmu-v3-context.c | 20 ++++++++++++++++++-- drivers/iommu/arm-smmu-v3.c | 12 ++++++++++++ drivers/iommu/iommu-pasid.h | 4 ++++ 3 files changed, 34 insertions(+), 2 deletions(-) diff --git a/drivers/iommu/arm-smmu-v3-context.c b/drivers/iommu/arm-smmu-v3-context.c index 5b8c5875e0d9..eaeba1bec2e9 100644 --- a/drivers/iommu/arm-smmu-v3-context.c +++ b/drivers/iommu/arm-smmu-v3-context.c @@ -62,7 +62,16 @@ #define ARM64_TCR_TBI0_SHIFT 37 #define ARM64_TCR_TBI0_MASK 0x1UL +#define ARM64_TCR_HA_SHIFT 39 +#define ARM64_TCR_HA_MASK 0x1UL +#define ARM64_TCR_HD_SHIFT 40 +#define ARM64_TCR_HD_MASK 0x1UL + #define CTXDESC_CD_0_AA64 (1UL << 41) +#define CTXDESC_CD_0_TCR_HD_SHIFT 42 +#define CTXDESC_CD_0_TCR_HA_SHIFT 43 +#define CTXDESC_CD_0_HD (1UL << CTXDESC_CD_0_TCR_HD_SHIFT) +#define CTXDESC_CD_0_HA (1UL << CTXDESC_CD_0_TCR_HA_SHIFT) #define CTXDESC_CD_0_S (1UL << 44) #define CTXDESC_CD_0_R (1UL << 45) #define CTXDESC_CD_0_A (1UL << 46) @@ -199,7 +208,7 @@ static __le64 *arm_smmu_get_cd_ptr(struct arm_smmu_cd_tables *tbl, u32 ssid) return l1_desc->ptr + idx * CTXDESC_CD_DWORDS; } -static u64 arm_smmu_cpu_tcr_to_cd(u64 tcr) +static u64 arm_smmu_cpu_tcr_to_cd(struct arm_smmu_context_cfg *cfg, u64 tcr) { u64 val = 0; @@ -214,6 +223,12 @@ static u64 arm_smmu_cpu_tcr_to_cd(u64 tcr) val |= ARM_SMMU_TCR2CD(tcr, IPS); val |= ARM_SMMU_TCR2CD(tcr, TBI0); + if (cfg->hw_access) + val |= ARM_SMMU_TCR2CD(tcr, HA); + + if (cfg->hw_dirty) + val |= ARM_SMMU_TCR2CD(tcr, HD); + return val; } @@ -269,7 +284,7 @@ static int __arm_smmu_write_ctx_desc(struct arm_smmu_cd_tables *tbl, int ssid, iommu_pasid_flush(&tbl->pasid, ssid, true); - val = arm_smmu_cpu_tcr_to_cd(cd->tcr) | + val = arm_smmu_cpu_tcr_to_cd(cfg, cd->tcr) | #ifdef __BIG_ENDIAN CTXDESC_CD_0_ENDI | #endif @@ -460,6 +475,7 @@ arm_smmu_alloc_shared_cd(struct iommu_pasid_table_ops *ops, struct mm_struct *mm reg = read_sanitised_ftr_reg(SYS_ID_AA64MMFR0_EL1); par = cpuid_feature_extract_unsigned_field(reg, ID_AA64MMFR0_PARANGE_SHIFT); tcr |= par << ARM_LPAE_TCR_IPS_SHIFT; + tcr |= TCR_HA | TCR_HD; cd->ttbr = virt_to_phys(mm->pgd); cd->tcr = tcr; diff --git a/drivers/iommu/arm-smmu-v3.c b/drivers/iommu/arm-smmu-v3.c index 1cdeea7e22cb..8528704627b5 100644 --- a/drivers/iommu/arm-smmu-v3.c +++ b/drivers/iommu/arm-smmu-v3.c @@ -67,6 +67,8 @@ #define IDR0_ASID16 (1 << 12) #define IDR0_ATS (1 << 10) #define IDR0_HYP (1 << 9) +#define IDR0_HD (1 << 7) +#define IDR0_HA (1 << 6) #define IDR0_BTM (1 << 5) #define IDR0_COHACC (1 << 4) #define IDR0_TTF_SHIFT 2 @@ -573,6 +575,8 @@ struct arm_smmu_device { #define ARM_SMMU_FEAT_E2H (1 << 14) #define ARM_SMMU_FEAT_BTM (1 << 15) #define ARM_SMMU_FEAT_SVA (1 << 16) +#define ARM_SMMU_FEAT_HA (1 << 17) +#define ARM_SMMU_FEAT_HD (1 << 18) u32 features; #define ARM_SMMU_OPT_SKIP_PREFETCH (1 << 0) @@ -1631,6 +1635,8 @@ static int arm_smmu_domain_finalise_s1(struct arm_smmu_domain *smmu_domain, .arm_smmu = { .stall = !!(smmu->features & ARM_SMMU_FEAT_STALL_FORCE), .asid_bits = smmu->asid_bits, + .hw_access = !!(smmu->features & ARM_SMMU_FEAT_HA), + .hw_dirty = !!(smmu->features & ARM_SMMU_FEAT_HD), }, }; @@ -2865,6 +2871,12 @@ static int arm_smmu_device_hw_probe(struct arm_smmu_device *smmu) smmu->features |= ARM_SMMU_FEAT_E2H; } + if (reg & (IDR0_HA | IDR0_HD)) { + smmu->features |= ARM_SMMU_FEAT_HA; + if (reg & IDR0_HD) + smmu->features |= ARM_SMMU_FEAT_HD; + } + /* * If the CPU is using VHE, but the SMMU doesn't support it, the SMMU * will create TLB entries for NH-EL1 world and will miss the diff --git a/drivers/iommu/iommu-pasid.h b/drivers/iommu/iommu-pasid.h index 77e449a1655b..46fd44e7f4f1 100644 --- a/drivers/iommu/iommu-pasid.h +++ b/drivers/iommu/iommu-pasid.h @@ -79,6 +79,8 @@ struct iommu_pasid_sync_ops { * * SMMU properties: * @stall: devices attached to the domain are allowed to stall. + * @hw_dirty: hardware may update dirty flag + * @hw_access: hardware may update access flag * @asid_bits: number of ASID bits supported by the SMMU * * @s1fmt: PASID table format, chosen by the allocator. @@ -86,6 +88,8 @@ struct iommu_pasid_sync_ops { struct arm_smmu_context_cfg { u8 stall:1; u8 asid_bits; + u8 hw_dirty:1; + u8 hw_access:1; #define ARM_SMMU_S1FMT_LINEAR 0x0 #define ARM_SMMU_S1FMT_4K_L2 0x1 -- 2.15.1
next prev parent reply other threads:[~2018-02-12 18:33 UTC|newest] Thread overview: 305+ messages / expand[flat|nested] mbox.gz Atom feed top 2018-02-12 18:33 [PATCH 00/37] Shared Virtual Addressing for the IOMMU Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 01/37] iommu: Introduce Shared Virtual Addressing API Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-2-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-13 7:31 ` Tian, Kevin 2018-02-13 7:31 ` Tian, Kevin 2018-02-13 7:31 ` Tian, Kevin [not found] ` <AADFC41AFE54684AB9EE6CBC0274A5D191002823-0J0gbvR4kThpB2pF5aRoyrfspsVTdybXVpNB7YpNyf8@public.gmane.org> 2018-02-13 12:40 ` Jean-Philippe Brucker 2018-02-13 12:40 ` Jean-Philippe Brucker 2018-02-13 12:40 ` Jean-Philippe Brucker 2018-02-13 23:43 ` Tian, Kevin 2018-02-13 23:43 ` Tian, Kevin 2018-02-13 23:43 ` Tian, Kevin [not found] ` <AADFC41AFE54684AB9EE6CBC0274A5D191003B1B-0J0gbvR4kThpB2pF5aRoyrfspsVTdybXVpNB7YpNyf8@public.gmane.org> 2018-02-15 12:42 ` Jean-Philippe Brucker 2018-02-15 12:42 ` Jean-Philippe Brucker 2018-02-15 12:42 ` Jean-Philippe Brucker [not found] ` <0b579768-3090-dd50-58b1-3385be92ef21-5wv7dgnIgG8@public.gmane.org> 2018-02-27 6:21 ` Tian, Kevin 2018-02-27 6:21 ` Tian, Kevin 2018-02-27 6:21 ` Tian, Kevin [not found] ` <AADFC41AFE54684AB9EE6CBC0274A5D19101C8A7-0J0gbvR4kThpB2pF5aRoyrfspsVTdybXVpNB7YpNyf8@public.gmane.org> 2018-02-28 16:20 ` Jean-Philippe Brucker 2018-02-28 16:20 ` Jean-Philippe Brucker 2018-02-28 16:20 ` Jean-Philippe Brucker 2018-02-15 9:59 ` Joerg Roedel 2018-02-15 9:59 ` Joerg Roedel 2018-02-15 9:59 ` Joerg Roedel [not found] ` <20180215095909.r4nwqjhuijusssuy-zLv9SwRftAIdnm+yROfE0A@public.gmane.org> 2018-02-15 12:43 ` Jean-Philippe Brucker 2018-02-15 12:43 ` Jean-Philippe Brucker 2018-02-15 12:43 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 02/37] iommu/sva: Bind process address spaces to devices Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-13 7:54 ` Tian, Kevin 2018-02-13 7:54 ` Tian, Kevin 2018-02-13 7:54 ` Tian, Kevin 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 23:34 ` Tian, Kevin 2018-02-13 23:34 ` Tian, Kevin 2018-02-13 23:34 ` Tian, Kevin [not found] ` <AADFC41AFE54684AB9EE6CBC0274A5D191003AD6-0J0gbvR4kThpB2pF5aRoyrfspsVTdybXVpNB7YpNyf8@public.gmane.org> 2018-02-15 12:40 ` Jean-Philippe Brucker 2018-02-15 12:40 ` Jean-Philippe Brucker 2018-02-15 12:40 ` Jean-Philippe Brucker [not found] ` <ca4d4992-0c8b-dae6-e443-7c7f7164be60-5wv7dgnIgG8@public.gmane.org> 2018-03-01 3:03 ` Liu, Yi L 2018-03-01 3:03 ` Liu, Yi L 2018-03-01 3:03 ` Liu, Yi L [not found] ` <A2975661238FB949B60364EF0F2C257439B829DA-0J0gbvR4kTg/UvCtAeCM4rfspsVTdybXVpNB7YpNyf8@public.gmane.org> 2018-03-02 16:03 ` Jean-Philippe Brucker 2018-03-02 16:03 ` Jean-Philippe Brucker 2018-03-02 16:03 ` Jean-Philippe Brucker [not found] ` <b9eacb30-817f-9027-bc0a-1f01cf9f13f9-5wv7dgnIgG8@public.gmane.org> 2018-02-15 10:21 ` joro-zLv9SwRftAIdnm+yROfE0A 2018-02-15 10:21 ` joro at 8bytes.org 2018-02-15 10:21 ` joro-zLv9SwRftAIdnm+yROfE0A 2018-02-15 10:21 ` joro [not found] ` <20180215102113.c7t7rrnyzgazmdli-zLv9SwRftAIdnm+yROfE0A@public.gmane.org> 2018-02-15 12:29 ` Christian König 2018-02-15 12:29 ` Christian König 2018-02-15 12:29 ` Christian König 2018-02-15 12:29 ` Christian König 2018-02-15 12:46 ` Jean-Philippe Brucker 2018-02-15 12:46 ` Jean-Philippe Brucker 2018-02-15 12:46 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-3-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-28 20:34 ` Sinan Kaya 2018-02-28 20:34 ` Sinan Kaya 2018-02-28 20:34 ` Sinan Kaya [not found] ` <bce32071-4159-3bdd-1e03-77f540ee4509-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-03-02 12:32 ` Jean-Philippe Brucker 2018-03-02 12:32 ` Jean-Philippe Brucker 2018-03-02 12:32 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 05/37] iommu/sva: Track mm changes with an MMU notifier Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 06/37] iommu/sva: Search mm by PASID Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 07/37] iommu: Add a page fault handler Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-14 7:18 ` Jacob Pan 2018-02-14 7:18 ` Jacob Pan 2018-02-14 7:18 ` Jacob Pan 2018-02-15 13:49 ` Jean-Philippe Brucker 2018-02-15 13:49 ` Jean-Philippe Brucker 2018-02-15 13:49 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-8-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-05 21:44 ` Sinan Kaya 2018-03-05 21:44 ` Sinan Kaya 2018-03-05 21:44 ` Sinan Kaya [not found] ` <b2a3d2a7-7042-aef3-0def-05e64e39d046-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-03-06 10:24 ` Jean-Philippe Brucker 2018-03-06 10:24 ` Jean-Philippe Brucker 2018-03-06 10:24 ` Jean-Philippe Brucker 2018-03-05 21:53 ` Sinan Kaya 2018-03-05 21:53 ` Sinan Kaya 2018-03-05 21:53 ` Sinan Kaya [not found] ` <77afa195-4842-a112-eba5-409b861b5315-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-03-06 10:46 ` Jean-Philippe Brucker 2018-03-06 10:46 ` Jean-Philippe Brucker 2018-03-06 10:46 ` Jean-Philippe Brucker [not found] ` <430e9754-4cf7-0aa8-7899-fc13e6a2e079-5wv7dgnIgG8@public.gmane.org> 2018-03-06 12:52 ` okaya-sgV2jX0FEOL9JmXXK+q4OQ 2018-03-06 12:52 ` okaya at codeaurora.org 2018-03-06 12:52 ` okaya 2018-03-08 15:40 ` Jonathan Cameron 2018-03-08 15:40 ` Jonathan Cameron 2018-03-08 15:40 ` Jonathan Cameron [not found] ` <20180308164035.000065c2-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 08/37] iommu/fault: Handle mm faults Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-9-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-14 18:46 ` Jacob Pan 2018-02-14 18:46 ` Jacob Pan 2018-02-14 18:46 ` Jacob Pan 2018-02-15 13:51 ` Jean-Philippe Brucker 2018-02-15 13:51 ` Jean-Philippe Brucker 2018-02-15 13:51 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 09/37] iommu/fault: Let handler return a fault response Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-10-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-20 23:19 ` Jacob Pan 2018-02-20 23:19 ` Jacob Pan 2018-02-20 23:19 ` Jacob Pan 2018-02-21 10:28 ` Jean-Philippe Brucker 2018-02-21 10:28 ` Jean-Philippe Brucker 2018-02-21 10:28 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 11/37] dt-bindings: document stall and PASID properties for IOMMU masters Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-12-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-19 2:51 ` Rob Herring 2018-02-19 2:51 ` Rob Herring 2018-02-19 2:51 ` Rob Herring 2018-02-20 11:28 ` Jean-Philippe Brucker 2018-02-20 11:28 ` Jean-Philippe Brucker 2018-02-20 11:28 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 12/37] iommu/of: Add stall and pasid properties to iommu_fwspec Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 15/37] iommu/io-pgtable-arm: Factor out ARM LPAE register defines Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 18/37] iommu/arm-smmu-v3: Add support for Substream IDs Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 20/37] iommu/arm-smmu-v3: Share process page tables Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 23/37] iommu/arm-smmu-v3: Enable broadcast TLB maintenance Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [this message] 2018-02-12 18:33 ` [PATCH 26/37] iommu/arm-smmu-v3: Add support for Hardware Translation Table Update Jean-Philippe Brucker [not found] ` <20180212183352.22730-1-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-12 18:33 ` [PATCH 03/37] iommu/sva: Manage process address spaces Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-4-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-01 6:52 ` Lu Baolu 2018-03-01 6:52 ` Lu Baolu 2018-03-01 6:52 ` Lu Baolu [not found] ` <5A97A324.9050605-VuQAYsv1563Yd54FQh9/CA@public.gmane.org> 2018-03-01 8:04 ` Christian König 2018-03-01 8:04 ` Christian König 2018-03-01 8:04 ` Christian König [not found] ` <cd4d7a98-e45e-7066-345f-52d8eef926a2-5C7GfCeVMHo@public.gmane.org> 2018-03-02 16:42 ` Jean-Philippe Brucker 2018-03-02 16:42 ` Jean-Philippe Brucker 2018-03-02 16:42 ` Jean-Philippe Brucker 2018-03-02 16:19 ` Jean-Philippe Brucker 2018-03-02 16:19 ` Jean-Philippe Brucker 2018-03-02 16:19 ` Jean-Philippe Brucker 2018-03-05 15:28 ` Sinan Kaya 2018-03-05 15:28 ` Sinan Kaya 2018-03-05 15:28 ` Sinan Kaya [not found] ` <27a044ee-0ed7-0470-0fef-289d0d5cf5e8-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-03-06 10:37 ` Jean-Philippe Brucker 2018-03-06 10:37 ` Jean-Philippe Brucker 2018-03-06 10:37 ` Jean-Philippe Brucker 2018-04-24 1:32 ` Sinan Kaya 2018-04-24 1:32 ` Sinan Kaya 2018-04-24 1:32 ` Sinan Kaya [not found] ` <57d77955-caa7-ddac-df7d-7eef1f05dbb2-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-04-24 9:33 ` Jean-Philippe Brucker 2018-04-24 9:33 ` Jean-Philippe Brucker 2018-04-24 9:33 ` Jean-Philippe Brucker [not found] ` <66ec18ca-ea4e-d224-c9c5-8dbee5da8a72-5wv7dgnIgG8@public.gmane.org> 2018-04-24 17:17 ` Sinan Kaya 2018-04-24 17:17 ` Sinan Kaya 2018-04-24 17:17 ` Sinan Kaya [not found] ` <e7c4053a-20cc-d2db-16da-100b1157eca4-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-04-24 18:52 ` Jean-Philippe Brucker via iommu 2018-04-24 18:52 ` Jean-Philippe Brucker 2018-04-10 18:53 ` Sinan Kaya 2018-04-10 18:53 ` Sinan Kaya 2018-04-10 18:53 ` Sinan Kaya [not found] ` <04d4d161-ed72-f6b6-9b94-1d60bd79ef94-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-04-13 10:59 ` Jean-Philippe Brucker 2018-04-13 10:59 ` Jean-Philippe Brucker 2018-04-13 10:59 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 04/37] iommu/sva: Add a mm_exit callback for device drivers Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-5-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-13 8:11 ` Tian, Kevin 2018-02-13 8:11 ` Tian, Kevin 2018-02-13 8:11 ` Tian, Kevin 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-13 12:57 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 10/37] iommu/fault: Allow blocking fault handlers Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 13/37] arm64: mm: Pin down ASIDs for sharing mm with devices Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 14/37] iommu/arm-smmu-v3: Link domains and devices Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 16/37] iommu: Add generic PASID table library Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-17-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-27 18:51 ` Jacob Pan 2018-02-27 18:51 ` Jacob Pan 2018-02-27 18:51 ` Jacob Pan 2018-02-28 16:22 ` Jean-Philippe Brucker 2018-02-28 16:22 ` Jean-Philippe Brucker 2018-02-28 16:22 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 17/37] iommu/arm-smmu-v3: Move context descriptor code Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-18-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-09 11:44 ` Jonathan Cameron 2018-03-09 11:44 ` Jonathan Cameron 2018-03-09 11:44 ` Jonathan Cameron [not found] ` <20180309124445.00005e08-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 19/37] iommu/arm-smmu-v3: Add second level of context descriptor table Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 21/37] iommu/arm-smmu-v3: Seize private ASID Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 22/37] iommu/arm-smmu-v3: Add support for VHE Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 24/37] iommu/arm-smmu-v3: Add SVA feature checking Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 25/37] iommu/arm-smmu-v3: Implement mm operations Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 27/37] iommu/arm-smmu-v3: Register fault workqueue Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-28-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-08 17:44 ` Jonathan Cameron 2018-03-08 17:44 ` Jonathan Cameron 2018-03-08 17:44 ` Jonathan Cameron [not found] ` <20180308184454.00000b4e-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-03-14 13:08 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 28/37] iommu/arm-smmu-v3: Maintain a SID->device structure Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-29-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-08 17:34 ` Jonathan Cameron 2018-03-08 17:34 ` Jonathan Cameron 2018-03-08 17:34 ` Jonathan Cameron [not found] ` <20180308183431.00005f86-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-14 13:09 ` Jean-Philippe Brucker 2018-03-14 13:09 ` Jean-Philippe Brucker 2018-03-14 13:09 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 29/37] iommu/arm-smmu-v3: Add stall support for platform devices Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-13 1:46 ` Xu Zaibo 2018-02-13 1:46 ` Xu Zaibo 2018-02-13 1:46 ` Xu Zaibo 2018-02-13 1:46 ` Xu Zaibo [not found] ` <5A824359.1080005-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-02-13 12:58 ` Jean-Philippe Brucker 2018-02-13 12:58 ` Jean-Philippe Brucker 2018-02-13 12:58 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 30/37] ACPI/IORT: Check ATS capability in root complex nodes Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 31/37] iommu/arm-smmu-v3: Add support for PCI ATS Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-32-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-08 16:17 ` Jonathan Cameron 2018-03-08 16:17 ` Jonathan Cameron 2018-03-08 16:17 ` Jonathan Cameron [not found] ` <20180308171725.0000763c-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-14 13:09 ` Jean-Philippe Brucker 2018-03-14 13:09 ` Jean-Philippe Brucker 2018-03-14 13:09 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 32/37] iommu/arm-smmu-v3: Hook up ATC invalidation to mm ops Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 33/37] iommu/arm-smmu-v3: Disable tagged pointers Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 35/37] iommu/arm-smmu-v3: Add support for PRI Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-36-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-03-05 12:29 ` Dongdong Liu 2018-03-05 12:29 ` Dongdong Liu 2018-03-05 12:29 ` Dongdong Liu 2018-03-05 12:29 ` Dongdong Liu [not found] ` <6f55afcf-04b0-0dc4-6c75-064b70e6851c-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-05 13:09 ` Jean-Philippe Brucker 2018-03-05 13:09 ` Jean-Philippe Brucker 2018-03-05 13:09 ` Jean-Philippe Brucker 2018-03-08 16:24 ` Jonathan Cameron 2018-03-08 16:24 ` Jonathan Cameron 2018-03-08 16:24 ` Jonathan Cameron [not found] ` <20180308172436.00006554-hv44wF8Li93QT0dZR+AlfA@public.gmane.org> 2018-03-14 13:10 ` Jean-Philippe Brucker 2018-03-14 13:10 ` Jean-Philippe Brucker 2018-03-14 13:10 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 34/37] PCI: Make "PRG Response PASID Required" handling common Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 36/37] iommu/arm-smmu-v3: Add support for PCI PASID Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker 2018-02-12 18:33 ` [PATCH 37/37] vfio: Add support for Shared Virtual Addressing Jean-Philippe Brucker 2018-02-12 18:33 ` Jean-Philippe Brucker [not found] ` <20180212183352.22730-38-jean-philippe.brucker-5wv7dgnIgG8@public.gmane.org> 2018-02-16 19:33 ` Alex Williamson 2018-02-16 19:33 ` Alex Williamson 2018-02-16 19:33 ` Alex Williamson [not found] ` <20180216123329.10f6dc23-DGNDKt5SQtizQB+pC5nmwQ@public.gmane.org> 2018-02-20 11:26 ` Jean-Philippe Brucker 2018-02-20 11:26 ` Jean-Philippe Brucker 2018-02-20 11:26 ` Jean-Philippe Brucker 2018-02-28 1:26 ` Sinan Kaya 2018-02-28 1:26 ` Sinan Kaya 2018-02-28 1:26 ` Sinan Kaya [not found] ` <1e76c66c-952e-71bd-d831-d3a1ded9559c-sgV2jX0FEOL9JmXXK+q4OQ@public.gmane.org> 2018-02-28 16:25 ` Jean-Philippe Brucker 2018-02-28 16:25 ` Jean-Philippe Brucker 2018-02-28 16:25 ` Jean-Philippe Brucker
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20180212183352.22730-27-jean-philippe.brucker@arm.com \ --to=jean-philippe.brucker@arm.com \ --cc=alex.williamson@redhat.com \ --cc=ashok.raj@intel.com \ --cc=bharatku@xilinx.com \ --cc=bhelgaas@google.com \ --cc=catalin.marinas@arm.com \ --cc=christian.koenig@amd.com \ --cc=devicetree@vger.kernel.org \ --cc=dwmw2@infradead.org \ --cc=hanjun.guo@linaro.org \ --cc=ilias.apalodimas@linaro.org \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@linux.intel.com \ --cc=jcrouse@codeaurora.org \ --cc=jonathan.cameron@huawei.com \ --cc=joro@8bytes.org \ --cc=kvm@vger.kernel.org \ --cc=lenb@kernel.org \ --cc=linux-acpi@vger.kernel.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-pci@vger.kernel.org \ --cc=liubo95@huawei.com \ --cc=lorenzo.pieralisi@arm.com \ --cc=mark.rutland@arm.com \ --cc=nwatters@codeaurora.org \ --cc=okaya@codeaurora.org \ --cc=rfranz@cavium.com \ --cc=rjw@rjwysocki.net \ --cc=robdclark@gmail.com \ --cc=robh+dt@kernel.org \ --cc=robin.murphy@arm.com \ --cc=shunyong.yang@hxt-semitech.com \ --cc=sudeep.holla@arm.com \ --cc=thunder.leizhen@huawei.com \ --cc=tn@semihalf.com \ --cc=will.deacon@arm.com \ --cc=xieyisheng1@huawei.com \ --cc=xuzaibo@huawei.com \ --cc=yi.l.liu@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.