All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] ARM64: dts: marvell: armada-cp110: Add registers clock for sata node
@ 2018-02-15 13:44 Gregory CLEMENT
  2018-02-27 16:48 ` Gregory CLEMENT
  0 siblings, 1 reply; 2+ messages in thread
From: Gregory CLEMENT @ 2018-02-15 13:44 UTC (permalink / raw)
  To: linux-arm-kernel

This extra clock is needed to access the registers of the AHCI SATA
controller used on the Armada 7K/8K SoCs.

The ahci drivers was already designed to support up to 5 clocks so there
is only need to update the device tree to use it. It was not noticed
until now because of wrong assumption in the clock drivers, but as this
IP really needs 2 clocks, we had to declare both of them.

Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
---
 arch/arm64/boot/dts/marvell/armada-cp110.dtsi | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
index 50038434dd53..b8cf1497dc22 100644
--- a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
@@ -236,7 +236,8 @@
 			"generic-ahci";
 			reg = <0x540000 0x30000>;
 			interrupts = <ICU_GRP_NSR 107 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&CP110_LABEL(clk) 1 15>;
+			clocks = <&CP110_LABEL(clk) 1 15>,
+				 <&CP110_LABEL(clk) 1 16>;
 			status = "disabled";
 		};
 
-- 
2.15.1

^ permalink raw reply related	[flat|nested] 2+ messages in thread

* [PATCH] ARM64: dts: marvell: armada-cp110: Add registers clock for sata node
  2018-02-15 13:44 [PATCH] ARM64: dts: marvell: armada-cp110: Add registers clock for sata node Gregory CLEMENT
@ 2018-02-27 16:48 ` Gregory CLEMENT
  0 siblings, 0 replies; 2+ messages in thread
From: Gregory CLEMENT @ 2018-02-27 16:48 UTC (permalink / raw)
  To: linux-arm-kernel

Hi,
 
 On jeu., f?vr. 15 2018, Gregory CLEMENT <gregory.clement@bootlin.com> wrote:

> This extra clock is needed to access the registers of the AHCI SATA
> controller used on the Armada 7K/8K SoCs.
>
> The ahci drivers was already designed to support up to 5 clocks so there
> is only need to update the device tree to use it. It was not noticed
> until now because of wrong assumption in the clock drivers, but as this
> IP really needs 2 clocks, we had to declare both of them.
>


Applied on mvebu/dt64

Gregory


> Signed-off-by: Gregory CLEMENT <gregory.clement@bootlin.com>
> ---
>  arch/arm64/boot/dts/marvell/armada-cp110.dtsi | 3 ++-
>  1 file changed, 2 insertions(+), 1 deletion(-)
>
> diff --git a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
> index 50038434dd53..b8cf1497dc22 100644
> --- a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
> +++ b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
> @@ -236,7 +236,8 @@
>  			"generic-ahci";
>  			reg = <0x540000 0x30000>;
>  			interrupts = <ICU_GRP_NSR 107 IRQ_TYPE_LEVEL_HIGH>;
> -			clocks = <&CP110_LABEL(clk) 1 15>;
> +			clocks = <&CP110_LABEL(clk) 1 15>,
> +				 <&CP110_LABEL(clk) 1 16>;
>  			status = "disabled";
>  		};
>  
> -- 
> 2.15.1
>

-- 
Gregory Clement, Bootlin (formerly Free Electrons)
Embedded Linux and Kernel engineering
http://bootlin.com

^ permalink raw reply	[flat|nested] 2+ messages in thread

end of thread, other threads:[~2018-02-27 16:48 UTC | newest]

Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-02-15 13:44 [PATCH] ARM64: dts: marvell: armada-cp110: Add registers clock for sata node Gregory CLEMENT
2018-02-27 16:48 ` Gregory CLEMENT

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.