All of lore.kernel.org
 help / color / mirror / Atom feed
From: Enric Balletbo i Serra <enric.balletbo@collabora.com>
To: architt@codeaurora.org, inki.dae@samsung.com,
	thierry.reding@gmail.com, hjc@rock-chips.com,
	seanpaul@chromium.org, airlied@linux.ie, tfiga@chromium.org,
	heiko@sntech.de
Cc: dri-devel@lists.freedesktop.org, dianders@chromium.org,
	a.hajda@samsung.com, ykk@rock-chips.com, kernel@collabora.com,
	m.szyprowski@samsung.com, linux-samsung-soc@vger.kernel.org,
	jy0922.shim@samsung.com, rydberg@bitmath.org, krzk@kernel.org,
	linux-rockchip@lists.infradead.org, kgene@kernel.org,
	linux-input@vger.kernel.org, orjan.eide@arm.com,
	wxt@rock-chips.com, jeffy.chen@rock-chips.com,
	linux-arm-kernel@lists.infradead.org, mark.yao@rock-chips.com,
	wzz@rock-chips.com, hl@rock-chips.com, jingoohan1@gmail.com,
	sw0312.kim@samsung.com, linux-kernel@vger.kernel.org,
	kyungmin.park@samsung.com, Laurent.pinchart@ideasonboard.com,
	kuankuan.y@gmail.com, hshi@chromium.org,
	Enric Balletbo i Serra <enric.balletbo@collabora.com>
Subject: [PATCH v5 05/36] drm/bridge: analogix_dp: add fast link train for eDP
Date: Fri,  9 Mar 2018 23:22:56 +0100	[thread overview]
Message-ID: <20180309222327.18689-6-enric.balletbo@collabora.com> (raw)
In-Reply-To: <20180309222327.18689-1-enric.balletbo@collabora.com>

From: zain wang <wzz@rock-chips.com>

We would meet a short black screen when exit PSR with the full link
training, In this case, we should use fast link train instead of full
link training.

Signed-off-by: zain wang <wzz@rock-chips.com>
Signed-off-by: Sean Paul <seanpaul@chromium.org>
Signed-off-by: Thierry Escande <thierry.escande@collabora.com>
Signed-off-by: Enric Balletbo i Serra <enric.balletbo@collabora.com>
Tested-by: Marek Szyprowski <m.szyprowski@samsung.com>
---

 drivers/gpu/drm/bridge/analogix/analogix_dp_core.c | 142 ++++++++++++++++-----
 drivers/gpu/drm/bridge/analogix/analogix_dp_core.h |   3 +
 2 files changed, 114 insertions(+), 31 deletions(-)

diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
index ee00d3d920e0..806c3878b3d6 100644
--- a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
+++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
@@ -10,17 +10,18 @@
 * option) any later version.
 */
 
-#include <linux/module.h>
-#include <linux/platform_device.h>
-#include <linux/err.h>
 #include <linux/clk.h>
-#include <linux/io.h>
+#include <linux/component.h>
+#include <linux/err.h>
+#include <linux/gpio.h>
 #include <linux/interrupt.h>
+#include <linux/io.h>
+#include <linux/iopoll.h>
+#include <linux/module.h>
 #include <linux/of.h>
 #include <linux/of_gpio.h>
-#include <linux/gpio.h>
-#include <linux/component.h>
 #include <linux/phy/phy.h>
+#include <linux/platform_device.h>
 
 #include <drm/drmP.h>
 #include <drm/drm_atomic_helper.h>
@@ -35,6 +36,8 @@
 
 #define to_dp(nm)	container_of(nm, struct analogix_dp_device, nm)
 
+static const bool verify_fast_training;
+
 struct bridge_init {
 	struct i2c_client *client;
 	struct device_node *node;
@@ -528,7 +531,7 @@ static int analogix_dp_process_equalizer_training(struct analogix_dp_device *dp)
 {
 	int lane, lane_count, retval;
 	u32 reg;
-	u8 link_align, link_status[2], adjust_request[2];
+	u8 link_align, link_status[2], adjust_request[2], spread;
 
 	usleep_range(400, 401);
 
@@ -571,6 +574,20 @@ static int analogix_dp_process_equalizer_training(struct analogix_dp_device *dp)
 		dev_dbg(dp->dev, "final lane count = %.2x\n",
 			dp->link_train.lane_count);
 
+		retval = drm_dp_dpcd_readb(&dp->aux, DP_MAX_DOWNSPREAD,
+					   &spread);
+		if (retval != 1) {
+			dev_err(dp->dev, "failed to read downspread %d\n",
+				retval);
+			dp->fast_train_support = false;
+		} else {
+			dp->fast_train_support =
+				(spread & DP_NO_AUX_HANDSHAKE_LINK_TRAINING) ?
+					true : false;
+		}
+		dev_dbg(dp->dev, "fast link training %s\n",
+			dp->fast_train_support ? "supported" : "unsupported");
+
 		/* set enhanced mode if available */
 		analogix_dp_set_enhanced_mode(dp);
 		dp->link_train.lt_state = FINISHED;
@@ -627,10 +644,12 @@ static void analogix_dp_get_max_rx_lane_count(struct analogix_dp_device *dp,
 	*lane_count = DPCD_MAX_LANE_COUNT(data);
 }
 
-static void analogix_dp_init_training(struct analogix_dp_device *dp,
-				      enum link_lane_count_type max_lane,
-				      int max_rate)
+static int analogix_dp_full_link_train(struct analogix_dp_device *dp,
+				       u32 max_lanes, u32 max_rate)
 {
+	int retval = 0;
+	bool training_finished = false;
+
 	/*
 	 * MACRO_RST must be applied after the PLL_LOCK to avoid
 	 * the DP inter pair skew issue for at least 10 us
@@ -656,18 +675,13 @@ static void analogix_dp_init_training(struct analogix_dp_device *dp,
 	}
 
 	/* Setup TX lane count & rate */
-	if (dp->link_train.lane_count > max_lane)
-		dp->link_train.lane_count = max_lane;
+	if (dp->link_train.lane_count > max_lanes)
+		dp->link_train.lane_count = max_lanes;
 	if (dp->link_train.link_rate > max_rate)
 		dp->link_train.link_rate = max_rate;
 
 	/* All DP analog module power up */
 	analogix_dp_set_analog_power_down(dp, POWER_ALL, 0);
-}
-
-static int analogix_dp_sw_link_training(struct analogix_dp_device *dp)
-{
-	int retval = 0, training_finished = 0;
 
 	dp->link_train.lt_state = START;
 
@@ -702,22 +716,88 @@ static int analogix_dp_sw_link_training(struct analogix_dp_device *dp)
 	return retval;
 }
 
-static int analogix_dp_set_link_train(struct analogix_dp_device *dp,
-				      u32 count, u32 bwtype)
+static int analogix_dp_fast_link_train(struct analogix_dp_device *dp)
 {
-	int i;
-	int retval;
+	int i, ret;
+	u8 link_align, link_status[2];
+	enum pll_status status;
 
-	for (i = 0; i < DP_TIMEOUT_LOOP_COUNT; i++) {
-		analogix_dp_init_training(dp, count, bwtype);
-		retval = analogix_dp_sw_link_training(dp);
-		if (retval == 0)
-			break;
+	analogix_dp_reset_macro(dp);
+
+	analogix_dp_set_link_bandwidth(dp, dp->link_train.link_rate);
+	analogix_dp_set_lane_count(dp, dp->link_train.lane_count);
 
-		usleep_range(100, 110);
+	for (i = 0; i < dp->link_train.lane_count; i++) {
+		analogix_dp_set_lane_link_training(dp,
+			dp->link_train.training_lane[i], i);
 	}
 
-	return retval;
+	ret = readx_poll_timeout(analogix_dp_get_pll_lock_status, dp, status,
+				 status != PLL_UNLOCKED, 120,
+				 120 * DP_TIMEOUT_LOOP_COUNT);
+	if (ret) {
+		DRM_DEV_ERROR(dp->dev, "Wait for pll lock failed %d\n", ret);
+		return ret;
+	}
+
+	/* source Set training pattern 1 */
+	analogix_dp_set_training_pattern(dp, TRAINING_PTN1);
+	/* From DP spec, pattern must be on-screen for a minimum 500us */
+	usleep_range(500, 600);
+
+	analogix_dp_set_training_pattern(dp, TRAINING_PTN2);
+	/* From DP spec, pattern must be on-screen for a minimum 500us */
+	usleep_range(500, 600);
+
+	/* TODO: enhanced_mode?*/
+	analogix_dp_set_training_pattern(dp, DP_NONE);
+
+	/*
+	 * Useful for debugging issues with fast link training, disable for more
+	 * speed
+	 */
+	if (verify_fast_training) {
+		ret = drm_dp_dpcd_readb(&dp->aux, DP_LANE_ALIGN_STATUS_UPDATED,
+					&link_align);
+		if (ret < 0) {
+			DRM_DEV_ERROR(dp->dev, "Read align status failed %d\n",
+				      ret);
+			return ret;
+		}
+
+		ret = drm_dp_dpcd_read(&dp->aux, DP_LANE0_1_STATUS, link_status,
+				       2);
+		if (ret < 0) {
+			DRM_DEV_ERROR(dp->dev, "Read link status failed %d\n",
+				      ret);
+			return ret;
+		}
+
+		if (analogix_dp_clock_recovery_ok(link_status,
+						  dp->link_train.lane_count)) {
+			DRM_DEV_ERROR(dp->dev, "Clock recovery failed\n");
+			analogix_dp_reduce_link_rate(dp);
+			return -EIO;
+		}
+
+		if (analogix_dp_channel_eq_ok(link_status, link_align,
+					      dp->link_train.lane_count)) {
+			DRM_DEV_ERROR(dp->dev, "Channel EQ failed\n");
+			analogix_dp_reduce_link_rate(dp);
+			return -EIO;
+		}
+	}
+
+	return 0;
+}
+
+static int analogix_dp_train_link(struct analogix_dp_device *dp)
+{
+	if (dp->fast_train_support)
+		return analogix_dp_fast_link_train(dp);
+
+	return analogix_dp_full_link_train(dp, dp->video_info.max_lane_count,
+					   dp->video_info.max_link_rate);
 }
 
 static int analogix_dp_config_video(struct analogix_dp_device *dp)
@@ -846,10 +926,10 @@ static void analogix_dp_commit(struct analogix_dp_device *dp)
 			DRM_ERROR("failed to disable the panel\n");
 	}
 
-	ret = analogix_dp_set_link_train(dp, dp->video_info.max_lane_count,
-					 dp->video_info.max_link_rate);
+	ret = readx_poll_timeout(analogix_dp_train_link, dp, ret, !ret, 100,
+				 DP_TIMEOUT_TRAINING_US * 5);
 	if (ret) {
-		dev_err(dp->dev, "unable to do link train\n");
+		dev_err(dp->dev, "unable to do link train, ret=%d\n", ret);
 		return;
 	}
 
diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
index e135a42cb19e..920607d7eb3e 100644
--- a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
+++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
@@ -20,6 +20,8 @@
 #define MAX_CR_LOOP 5
 #define MAX_EQ_LOOP 5
 
+/* Training takes 22ms if AUX channel comm fails. Use this as retry interval */
+#define DP_TIMEOUT_TRAINING_US			22000
 #define DP_TIMEOUT_PSR_LOOP_MS			300
 
 /* DP_MAX_LANE_COUNT */
@@ -171,6 +173,7 @@ struct analogix_dp_device {
 	int			hpd_gpio;
 	bool                    force_hpd;
 	bool			psr_enable;
+	bool			fast_train_support;
 
 	struct mutex		panel_lock;
 	bool			panel_is_modeset;
-- 
2.16.1

WARNING: multiple messages have this Message-ID (diff)
From: enric.balletbo@collabora.com (Enric Balletbo i Serra)
To: linux-arm-kernel@lists.infradead.org
Subject: [PATCH v5 05/36] drm/bridge: analogix_dp: add fast link train for eDP
Date: Fri,  9 Mar 2018 23:22:56 +0100	[thread overview]
Message-ID: <20180309222327.18689-6-enric.balletbo@collabora.com> (raw)
In-Reply-To: <20180309222327.18689-1-enric.balletbo@collabora.com>

From: zain wang <wzz@rock-chips.com>

We would meet a short black screen when exit PSR with the full link
training, In this case, we should use fast link train instead of full
link training.

Signed-off-by: zain wang <wzz@rock-chips.com>
Signed-off-by: Sean Paul <seanpaul@chromium.org>
Signed-off-by: Thierry Escande <thierry.escande@collabora.com>
Signed-off-by: Enric Balletbo i Serra <enric.balletbo@collabora.com>
Tested-by: Marek Szyprowski <m.szyprowski@samsung.com>
---

 drivers/gpu/drm/bridge/analogix/analogix_dp_core.c | 142 ++++++++++++++++-----
 drivers/gpu/drm/bridge/analogix/analogix_dp_core.h |   3 +
 2 files changed, 114 insertions(+), 31 deletions(-)

diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
index ee00d3d920e0..806c3878b3d6 100644
--- a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
+++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.c
@@ -10,17 +10,18 @@
 * option) any later version.
 */
 
-#include <linux/module.h>
-#include <linux/platform_device.h>
-#include <linux/err.h>
 #include <linux/clk.h>
-#include <linux/io.h>
+#include <linux/component.h>
+#include <linux/err.h>
+#include <linux/gpio.h>
 #include <linux/interrupt.h>
+#include <linux/io.h>
+#include <linux/iopoll.h>
+#include <linux/module.h>
 #include <linux/of.h>
 #include <linux/of_gpio.h>
-#include <linux/gpio.h>
-#include <linux/component.h>
 #include <linux/phy/phy.h>
+#include <linux/platform_device.h>
 
 #include <drm/drmP.h>
 #include <drm/drm_atomic_helper.h>
@@ -35,6 +36,8 @@
 
 #define to_dp(nm)	container_of(nm, struct analogix_dp_device, nm)
 
+static const bool verify_fast_training;
+
 struct bridge_init {
 	struct i2c_client *client;
 	struct device_node *node;
@@ -528,7 +531,7 @@ static int analogix_dp_process_equalizer_training(struct analogix_dp_device *dp)
 {
 	int lane, lane_count, retval;
 	u32 reg;
-	u8 link_align, link_status[2], adjust_request[2];
+	u8 link_align, link_status[2], adjust_request[2], spread;
 
 	usleep_range(400, 401);
 
@@ -571,6 +574,20 @@ static int analogix_dp_process_equalizer_training(struct analogix_dp_device *dp)
 		dev_dbg(dp->dev, "final lane count = %.2x\n",
 			dp->link_train.lane_count);
 
+		retval = drm_dp_dpcd_readb(&dp->aux, DP_MAX_DOWNSPREAD,
+					   &spread);
+		if (retval != 1) {
+			dev_err(dp->dev, "failed to read downspread %d\n",
+				retval);
+			dp->fast_train_support = false;
+		} else {
+			dp->fast_train_support =
+				(spread & DP_NO_AUX_HANDSHAKE_LINK_TRAINING) ?
+					true : false;
+		}
+		dev_dbg(dp->dev, "fast link training %s\n",
+			dp->fast_train_support ? "supported" : "unsupported");
+
 		/* set enhanced mode if available */
 		analogix_dp_set_enhanced_mode(dp);
 		dp->link_train.lt_state = FINISHED;
@@ -627,10 +644,12 @@ static void analogix_dp_get_max_rx_lane_count(struct analogix_dp_device *dp,
 	*lane_count = DPCD_MAX_LANE_COUNT(data);
 }
 
-static void analogix_dp_init_training(struct analogix_dp_device *dp,
-				      enum link_lane_count_type max_lane,
-				      int max_rate)
+static int analogix_dp_full_link_train(struct analogix_dp_device *dp,
+				       u32 max_lanes, u32 max_rate)
 {
+	int retval = 0;
+	bool training_finished = false;
+
 	/*
 	 * MACRO_RST must be applied after the PLL_LOCK to avoid
 	 * the DP inter pair skew issue for at least 10 us
@@ -656,18 +675,13 @@ static void analogix_dp_init_training(struct analogix_dp_device *dp,
 	}
 
 	/* Setup TX lane count & rate */
-	if (dp->link_train.lane_count > max_lane)
-		dp->link_train.lane_count = max_lane;
+	if (dp->link_train.lane_count > max_lanes)
+		dp->link_train.lane_count = max_lanes;
 	if (dp->link_train.link_rate > max_rate)
 		dp->link_train.link_rate = max_rate;
 
 	/* All DP analog module power up */
 	analogix_dp_set_analog_power_down(dp, POWER_ALL, 0);
-}
-
-static int analogix_dp_sw_link_training(struct analogix_dp_device *dp)
-{
-	int retval = 0, training_finished = 0;
 
 	dp->link_train.lt_state = START;
 
@@ -702,22 +716,88 @@ static int analogix_dp_sw_link_training(struct analogix_dp_device *dp)
 	return retval;
 }
 
-static int analogix_dp_set_link_train(struct analogix_dp_device *dp,
-				      u32 count, u32 bwtype)
+static int analogix_dp_fast_link_train(struct analogix_dp_device *dp)
 {
-	int i;
-	int retval;
+	int i, ret;
+	u8 link_align, link_status[2];
+	enum pll_status status;
 
-	for (i = 0; i < DP_TIMEOUT_LOOP_COUNT; i++) {
-		analogix_dp_init_training(dp, count, bwtype);
-		retval = analogix_dp_sw_link_training(dp);
-		if (retval == 0)
-			break;
+	analogix_dp_reset_macro(dp);
+
+	analogix_dp_set_link_bandwidth(dp, dp->link_train.link_rate);
+	analogix_dp_set_lane_count(dp, dp->link_train.lane_count);
 
-		usleep_range(100, 110);
+	for (i = 0; i < dp->link_train.lane_count; i++) {
+		analogix_dp_set_lane_link_training(dp,
+			dp->link_train.training_lane[i], i);
 	}
 
-	return retval;
+	ret = readx_poll_timeout(analogix_dp_get_pll_lock_status, dp, status,
+				 status != PLL_UNLOCKED, 120,
+				 120 * DP_TIMEOUT_LOOP_COUNT);
+	if (ret) {
+		DRM_DEV_ERROR(dp->dev, "Wait for pll lock failed %d\n", ret);
+		return ret;
+	}
+
+	/* source Set training pattern 1 */
+	analogix_dp_set_training_pattern(dp, TRAINING_PTN1);
+	/* From DP spec, pattern must be on-screen for a minimum 500us */
+	usleep_range(500, 600);
+
+	analogix_dp_set_training_pattern(dp, TRAINING_PTN2);
+	/* From DP spec, pattern must be on-screen for a minimum 500us */
+	usleep_range(500, 600);
+
+	/* TODO: enhanced_mode?*/
+	analogix_dp_set_training_pattern(dp, DP_NONE);
+
+	/*
+	 * Useful for debugging issues with fast link training, disable for more
+	 * speed
+	 */
+	if (verify_fast_training) {
+		ret = drm_dp_dpcd_readb(&dp->aux, DP_LANE_ALIGN_STATUS_UPDATED,
+					&link_align);
+		if (ret < 0) {
+			DRM_DEV_ERROR(dp->dev, "Read align status failed %d\n",
+				      ret);
+			return ret;
+		}
+
+		ret = drm_dp_dpcd_read(&dp->aux, DP_LANE0_1_STATUS, link_status,
+				       2);
+		if (ret < 0) {
+			DRM_DEV_ERROR(dp->dev, "Read link status failed %d\n",
+				      ret);
+			return ret;
+		}
+
+		if (analogix_dp_clock_recovery_ok(link_status,
+						  dp->link_train.lane_count)) {
+			DRM_DEV_ERROR(dp->dev, "Clock recovery failed\n");
+			analogix_dp_reduce_link_rate(dp);
+			return -EIO;
+		}
+
+		if (analogix_dp_channel_eq_ok(link_status, link_align,
+					      dp->link_train.lane_count)) {
+			DRM_DEV_ERROR(dp->dev, "Channel EQ failed\n");
+			analogix_dp_reduce_link_rate(dp);
+			return -EIO;
+		}
+	}
+
+	return 0;
+}
+
+static int analogix_dp_train_link(struct analogix_dp_device *dp)
+{
+	if (dp->fast_train_support)
+		return analogix_dp_fast_link_train(dp);
+
+	return analogix_dp_full_link_train(dp, dp->video_info.max_lane_count,
+					   dp->video_info.max_link_rate);
 }
 
 static int analogix_dp_config_video(struct analogix_dp_device *dp)
@@ -846,10 +926,10 @@ static void analogix_dp_commit(struct analogix_dp_device *dp)
 			DRM_ERROR("failed to disable the panel\n");
 	}
 
-	ret = analogix_dp_set_link_train(dp, dp->video_info.max_lane_count,
-					 dp->video_info.max_link_rate);
+	ret = readx_poll_timeout(analogix_dp_train_link, dp, ret, !ret, 100,
+				 DP_TIMEOUT_TRAINING_US * 5);
 	if (ret) {
-		dev_err(dp->dev, "unable to do link train\n");
+		dev_err(dp->dev, "unable to do link train, ret=%d\n", ret);
 		return;
 	}
 
diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
index e135a42cb19e..920607d7eb3e 100644
--- a/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
+++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_core.h
@@ -20,6 +20,8 @@
 #define MAX_CR_LOOP 5
 #define MAX_EQ_LOOP 5
 
+/* Training takes 22ms if AUX channel comm fails. Use this as retry interval */
+#define DP_TIMEOUT_TRAINING_US			22000
 #define DP_TIMEOUT_PSR_LOOP_MS			300
 
 /* DP_MAX_LANE_COUNT */
@@ -171,6 +173,7 @@ struct analogix_dp_device {
 	int			hpd_gpio;
 	bool                    force_hpd;
 	bool			psr_enable;
+	bool			fast_train_support;
 
 	struct mutex		panel_lock;
 	bool			panel_is_modeset;
-- 
2.16.1

  parent reply	other threads:[~2018-03-09 22:24 UTC|newest]

Thread overview: 191+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2018-03-09 22:22 [PATCH v5 00/36] DRM Rockchip rk3399 (Kevin) Enric Balletbo i Serra
2018-03-09 22:22 ` Enric Balletbo i Serra
2018-03-09 22:22 ` [PATCH v5 01/36] drm/bridge: analogix_dp: detect Sink PSR state after configuring the PSR Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-12 17:00   ` Heiko Stübner
2018-03-12 17:00     ` Heiko Stübner
2018-03-12 17:00     ` Heiko Stübner
2018-03-14  5:29   ` Archit Taneja
2018-03-14  5:29     ` Archit Taneja
2018-03-14  5:29     ` Archit Taneja
2018-03-14 10:32   ` Heiko Stübner
2018-03-14 10:32     ` Heiko Stübner
2018-03-14 10:32     ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 02/36] drm/rockchip: Remove analogix psr worker Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-12 16:26   ` Heiko Stübner
2018-03-12 16:26     ` Heiko Stübner
2018-03-12 16:26     ` Heiko Stübner
2018-03-14 10:32   ` Heiko Stübner
2018-03-14 10:32     ` Heiko Stübner
2018-03-14 10:32     ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 03/36] drm/bridge: analogix_dp: Don't change psr while bridge is disabled Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-12 17:02   ` Heiko Stübner
2018-03-12 17:02     ` Heiko Stübner
2018-03-12 17:02     ` Heiko Stübner
2018-03-14  5:30   ` Archit Taneja
2018-03-14  5:30     ` Archit Taneja
2018-03-14  5:30     ` Archit Taneja
2018-03-14 10:32   ` Heiko Stübner
2018-03-14 10:32     ` Heiko Stübner
2018-03-14 10:32     ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 04/36] drm/rockchip: add mutex vop lock Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-12 16:29   ` Heiko Stübner
2018-03-12 16:29     ` Heiko Stübner
2018-03-12 16:29     ` Heiko Stübner
2018-03-14 10:33   ` Heiko Stübner
2018-03-14 10:33     ` Heiko Stübner
2018-03-14 10:33     ` Heiko Stübner
2018-03-09 22:22 ` Enric Balletbo i Serra [this message]
2018-03-09 22:22   ` [PATCH v5 05/36] drm/bridge: analogix_dp: add fast link train for eDP Enric Balletbo i Serra
2018-03-14  5:52   ` Archit Taneja
2018-03-14  5:52     ` Archit Taneja
2018-03-14  5:52     ` Archit Taneja
2018-03-14 10:39   ` Heiko Stübner
2018-03-14 10:39     ` Heiko Stübner
2018-03-14 10:39     ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 06/36] drm/rockchip: Only wait for panel ACK on PSR entry Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-12 16:58   ` Heiko Stübner
2018-03-12 16:58     ` Heiko Stübner
2018-03-12 16:58     ` Heiko Stübner
2018-03-13  0:26     ` Enric Balletbo i Serra
2018-03-13  0:26       ` Enric Balletbo i Serra
2018-03-13  0:26       ` Enric Balletbo i Serra
2018-03-14  5:54   ` Archit Taneja
2018-03-14  5:54     ` Archit Taneja
2018-03-14  5:54     ` Archit Taneja
2018-03-14 12:51   ` Heiko Stübner
2018-03-14 12:51     ` Heiko Stübner
2018-03-14 12:51     ` Heiko Stübner
2018-03-09 22:22 ` [PATCH v5 07/36] drm/bridge: analogix_dp: Move enable video into config_video() Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-14  5:59   ` Archit Taneja
2018-03-14  5:59     ` Archit Taneja
2018-03-14  5:59     ` Archit Taneja
2018-03-17 16:00     ` Heiko Stuebner
2018-03-17 16:00       ` Heiko Stuebner
2018-03-17 16:00       ` Heiko Stuebner
2018-03-09 22:22 ` [PATCH v5 08/36] drm/bridge: analogix_dp: Check AUX_EN status when doing AUX transfer Enric Balletbo i Serra
2018-03-09 22:22   ` Enric Balletbo i Serra
2018-03-14  6:01   ` Archit Taneja
2018-03-14  6:01     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 09/36] drm/bridge: analogix_dp: Don't use fast link training when panel just powered up Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:03   ` Archit Taneja
2018-03-14  6:03     ` Archit Taneja
2018-03-14  6:03     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 10/36] drm/bridge: analogix_dp: Retry bridge enable when it failed Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:07   ` Archit Taneja
2018-03-14  6:07     ` Archit Taneja
2018-03-14  6:07     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 11/36] drm/bridge: analogix_dp: Wait for HPD signal before configuring link Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:09   ` Archit Taneja
2018-03-14  6:09     ` Archit Taneja
2018-03-14  6:09     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 12/36] drm/bridge: analogix_dp: Set PD_INC_BG first when powering up edp phy Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:10   ` Archit Taneja
2018-03-14  6:10     ` Archit Taneja
2018-03-14  6:10     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 13/36] drm/bridge: analogix_dp: Ensure edp is disabled when shutting down the panel Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:14   ` Archit Taneja
2018-03-14  6:14     ` Archit Taneja
2018-03-14  6:14     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 14/36] drm/bridge: analogix_dp: Extend hpd check time to 100ms Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:15   ` Archit Taneja
2018-03-14  6:15     ` Archit Taneja
2018-03-14  6:15     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 15/36] drm/bridge: analogix_dp: Fix incorrect usage of enhanced mode Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:17   ` Archit Taneja
2018-03-14  6:17     ` Archit Taneja
2018-03-14  6:17     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 16/36] drm/bridge: analogix_dp: Check dpcd write/read status Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:19   ` Archit Taneja
2018-03-14  6:19     ` Archit Taneja
2018-03-14  6:19     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 17/36] drm/bridge: analogix_dp: Fix AUX_PD bit for Rockchip Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:23   ` Archit Taneja
2018-03-14  6:23     ` Archit Taneja
2018-03-14  6:23     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 18/36] drm/bridge: analogix_dp: Reset aux channel if an error occurred Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:30   ` Archit Taneja
2018-03-14  6:30     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 19/36] drm/rockchip: Restore psr->state when enable/disable psr failed Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-12 17:06   ` Heiko Stübner
2018-03-12 17:06     ` Heiko Stübner
2018-03-12 17:06     ` Heiko Stübner
2018-03-14  6:32   ` Archit Taneja
2018-03-14  6:32     ` Archit Taneja
2018-03-14  6:32     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 20/36] drm/bridge: analogix_dp: Don't use ANALOGIX_DP_PLL_CTL to control pll Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:33   ` Archit Taneja
2018-03-14  6:33     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 21/36] drm/bridge: analogix_dp: Fix timeout of video streamclk config Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:33   ` Archit Taneja
2018-03-14  6:33     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 22/36] drm/bridge: analogix_dp: Fix incorrect operations with register ANALOGIX_DP_FUNC_EN_1 Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:34   ` Archit Taneja
2018-03-14  6:34     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 23/36] drm/bridge: analogix_dp: Move fast link training detect to set_bridge Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:52   ` Archit Taneja
2018-03-14  6:52     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 24/36] drm/bridge: analogix_dp: Reorder plat_data->power_off to happen sooner Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:50   ` Archit Taneja
2018-03-14  6:50     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 25/36] drm/bridge: analogix_dp: Properly log AUX CH errors Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:52   ` Archit Taneja
2018-03-14  6:52     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 26/36] drm/bridge: analogix_dp: Properly disable aux chan retries on rockchip Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-14  6:53   ` Archit Taneja
2018-03-14  6:53     ` Archit Taneja
2018-03-09 22:23 ` [PATCH v5 27/36] drm/rockchip: pre dither down when output bpc is 8bit Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 28/36] drm/bridge: analogix_dp: Split the platform-specific poweron in two parts Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 29/36] drm/rockchip: analogix_dp: Do not call Analogix code before bind Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 30/36] drm/rockchip: Disable PSR on input events Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 31/36] drm/rockchip: Cancel PSR enable work before changing the state Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 32/36] drm/rockchip: psr: Avoid redundant calls to .set() callback Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 33/36] drm/rockchip: psr: Sanitize semantics of allow/disallow API Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 34/36] drm/rockchip: Disable PSR from reboot notifier Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 35/36] drm/rockchip: Disallow PSR for the whole atomic commit Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-09 22:23 ` [PATCH v5 36/36] drm/rockchip: psr: Remove flush by CRTC Enric Balletbo i Serra
2018-03-09 22:23   ` Enric Balletbo i Serra
2018-03-12 17:27 ` [PATCH v5 00/36] DRM Rockchip rk3399 (Kevin) Heiko Stübner
2018-03-12 17:27   ` Heiko Stübner
2018-03-12 17:27   ` Heiko Stübner

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20180309222327.18689-6-enric.balletbo@collabora.com \
    --to=enric.balletbo@collabora.com \
    --cc=Laurent.pinchart@ideasonboard.com \
    --cc=a.hajda@samsung.com \
    --cc=airlied@linux.ie \
    --cc=architt@codeaurora.org \
    --cc=dianders@chromium.org \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=heiko@sntech.de \
    --cc=hjc@rock-chips.com \
    --cc=hl@rock-chips.com \
    --cc=hshi@chromium.org \
    --cc=inki.dae@samsung.com \
    --cc=jeffy.chen@rock-chips.com \
    --cc=jingoohan1@gmail.com \
    --cc=jy0922.shim@samsung.com \
    --cc=kernel@collabora.com \
    --cc=kgene@kernel.org \
    --cc=krzk@kernel.org \
    --cc=kuankuan.y@gmail.com \
    --cc=kyungmin.park@samsung.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-input@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-rockchip@lists.infradead.org \
    --cc=linux-samsung-soc@vger.kernel.org \
    --cc=m.szyprowski@samsung.com \
    --cc=mark.yao@rock-chips.com \
    --cc=orjan.eide@arm.com \
    --cc=rydberg@bitmath.org \
    --cc=seanpaul@chromium.org \
    --cc=sw0312.kim@samsung.com \
    --cc=tfiga@chromium.org \
    --cc=thierry.reding@gmail.com \
    --cc=wxt@rock-chips.com \
    --cc=wzz@rock-chips.com \
    --cc=ykk@rock-chips.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.