[PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[Chen-Yu Tsai]

The eMMC controller is also a new timing mode controller, but it doesn't
have the timing mode switch. It does however have signal delay and
calibration controls, typical of Allwinner MMC controllers that support
the new timing mode.

Enable the new timing mode setting for the A64 eMMC controller. This
also enables MMC HS-DDR modes, which gives higher throughput for eMMC
chips that support it, and can deliver such throughput.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---

This is just a resend. A separate patch clarifying the usage of the new
timing mode should meet Maxime's request for comments clarifying the
new timing mode usage from the initial submission of this patch.

---
 drivers/mmc/host/sunxi-mmc.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/mmc/host/sunxi-mmc.c b/drivers/mmc/host/sunxi-mmc.c
index 5f8d3ea0a0f8..279e326e397e 100644
--- a/drivers/mmc/host/sunxi-mmc.c
+++ b/drivers/mmc/host/sunxi-mmc.c
@@ -1177,6 +1177,7 @@ static const struct sunxi_mmc_cfg sun50i_a64_emmc_cfg = {
 	.idma_des_size_bits = 13,
 	.clk_delays = NULL,
 	.can_calibrate = true,
+	.needs_new_timings = true,
 };
 
 static const struct of_device_id sunxi_mmc_of_match[] = {
-- 
2.19.0.rc1

[PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[Chen-Yu Tsai]

The eMMC controller is also a new timing mode controller, but it doesn't
have the timing mode switch. It does however have signal delay and
calibration controls, typical of Allwinner MMC controllers that support
the new timing mode.

Enable the new timing mode setting for the A64 eMMC controller. This
also enables MMC HS-DDR modes, which gives higher throughput for eMMC
chips that support it, and can deliver such throughput.

Signed-off-by: Chen-Yu Tsai <wens@csie.org>
---

This is just a resend. A separate patch clarifying the usage of the new
timing mode should meet Maxime's request for comments clarifying the
new timing mode usage from the initial submission of this patch.

---
 drivers/mmc/host/sunxi-mmc.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/drivers/mmc/host/sunxi-mmc.c b/drivers/mmc/host/sunxi-mmc.c
index 5f8d3ea0a0f8..279e326e397e 100644
--- a/drivers/mmc/host/sunxi-mmc.c
+++ b/drivers/mmc/host/sunxi-mmc.c
@@ -1177,6 +1177,7 @@ static const struct sunxi_mmc_cfg sun50i_a64_emmc_cfg = {
 	.idma_des_size_bits = 13,
 	.clk_delays = NULL,
 	.can_calibrate = true,
+	.needs_new_timings = true,
 };
 
 static const struct of_device_id sunxi_mmc_of_match[] = {
-- 
2.19.0.rc1

Re: [PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[Maxime Ripard]

[-- Attachment #1.1: Type: text/plain, Size: 723 bytes --]

On Thu, Sep 06, 2018 at 11:33:04PM +0800, Chen-Yu Tsai wrote:
> The eMMC controller is also a new timing mode controller, but it doesn't
> have the timing mode switch. It does however have signal delay and
> calibration controls, typical of Allwinner MMC controllers that support
> the new timing mode.
> 
> Enable the new timing mode setting for the A64 eMMC controller. This
> also enables MMC HS-DDR modes, which gives higher throughput for eMMC
> chips that support it, and can deliver such throughput.
> 
> Signed-off-by: Chen-Yu Tsai <wens@csie.org>

Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>

Maxime

-- 
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 176 bytes --]

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

[PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[Maxime Ripard]

On Thu, Sep 06, 2018 at 11:33:04PM +0800, Chen-Yu Tsai wrote:
> The eMMC controller is also a new timing mode controller, but it doesn't
> have the timing mode switch. It does however have signal delay and
> calibration controls, typical of Allwinner MMC controllers that support
> the new timing mode.
> 
> Enable the new timing mode setting for the A64 eMMC controller. This
> also enables MMC HS-DDR modes, which gives higher throughput for eMMC
> chips that support it, and can deliver such throughput.
> 
> Signed-off-by: Chen-Yu Tsai <wens@csie.org>

Acked-by: Maxime Ripard <maxime.ripard@bootlin.com>

Maxime

-- 
Maxime Ripard, Bootlin
Embedded Linux and Kernel engineering
https://bootlin.com
-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 833 bytes
Desc: not available
URL: <http://lists.infradead.org/pipermail/linux-arm-kernel/attachments/20180907/5e520c74/attachment.sig>

Re: [PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[Ulf Hansson]

On 6 September 2018 at 17:33, Chen-Yu Tsai <wens@csie.org> wrote:
> The eMMC controller is also a new timing mode controller, but it doesn't
> have the timing mode switch. It does however have signal delay and
> calibration controls, typical of Allwinner MMC controllers that support
> the new timing mode.
>
> Enable the new timing mode setting for the A64 eMMC controller. This
> also enables MMC HS-DDR modes, which gives higher throughput for eMMC
> chips that support it, and can deliver such throughput.
>
> Signed-off-by: Chen-Yu Tsai <wens@csie.org>

Applied for next, thanks!

Kind regards
Uffe

> ---
>
> This is just a resend. A separate patch clarifying the usage of the new
> timing mode should meet Maxime's request for comments clarifying the
> new timing mode usage from the initial submission of this patch.
>
> ---
>  drivers/mmc/host/sunxi-mmc.c | 1 +
>  1 file changed, 1 insertion(+)
>
> diff --git a/drivers/mmc/host/sunxi-mmc.c b/drivers/mmc/host/sunxi-mmc.c
> index 5f8d3ea0a0f8..279e326e397e 100644
> --- a/drivers/mmc/host/sunxi-mmc.c
> +++ b/drivers/mmc/host/sunxi-mmc.c
> @@ -1177,6 +1177,7 @@ static const struct sunxi_mmc_cfg sun50i_a64_emmc_cfg = {
>         .idma_des_size_bits = 13,
>         .clk_delays = NULL,
>         .can_calibrate = true,
> +       .needs_new_timings = true,
>  };
>
>  static const struct of_device_id sunxi_mmc_of_match[] = {
> --
> 2.19.0.rc1
>

[PATCH resend] mmc: sunxi: Use new timing mode for A64 eMMC controller

[Ulf Hansson]

On 6 September 2018 at 17:33, Chen-Yu Tsai <wens@csie.org> wrote:
> The eMMC controller is also a new timing mode controller, but it doesn't
> have the timing mode switch. It does however have signal delay and
> calibration controls, typical of Allwinner MMC controllers that support
> the new timing mode.
>
> Enable the new timing mode setting for the A64 eMMC controller. This
> also enables MMC HS-DDR modes, which gives higher throughput for eMMC
> chips that support it, and can deliver such throughput.
>
> Signed-off-by: Chen-Yu Tsai <wens@csie.org>

Applied for next, thanks!

Kind regards
Uffe

> ---
>
> This is just a resend. A separate patch clarifying the usage of the new
> timing mode should meet Maxime's request for comments clarifying the
> new timing mode usage from the initial submission of this patch.
>
> ---
>  drivers/mmc/host/sunxi-mmc.c | 1 +
>  1 file changed, 1 insertion(+)
>
> diff --git a/drivers/mmc/host/sunxi-mmc.c b/drivers/mmc/host/sunxi-mmc.c
> index 5f8d3ea0a0f8..279e326e397e 100644
> --- a/drivers/mmc/host/sunxi-mmc.c
> +++ b/drivers/mmc/host/sunxi-mmc.c
> @@ -1177,6 +1177,7 @@ static const struct sunxi_mmc_cfg sun50i_a64_emmc_cfg = {
>         .idma_des_size_bits = 13,
>         .clk_delays = NULL,
>         .can_calibrate = true,
> +       .needs_new_timings = true,
>  };
>
>  static const struct of_device_id sunxi_mmc_of_match[] = {
> --
> 2.19.0.rc1
>