From: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
To: u-boot@lists.denx.de
Subject: [U-Boot] [PATCH v3 11/11] riscv: qemu: enable SMP
Date: Sun, 17 Mar 2019 19:28:42 +0100 [thread overview]
Message-ID: <20190317182842.18108-12-lukas.auer@aisec.fraunhofer.de> (raw)
In-Reply-To: <20190317182842.18108-1-lukas.auer@aisec.fraunhofer.de>
Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
Reviewed-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Tested-by: Bin Meng <bmeng.cn@gmail.com>
---
Changes in v3: None
Changes in v2: None
board/emulation/qemu-riscv/Kconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/board/emulation/qemu-riscv/Kconfig b/board/emulation/qemu-riscv/Kconfig
index 88d07d568e..cf057e7de6 100644
--- a/board/emulation/qemu-riscv/Kconfig
+++ b/board/emulation/qemu-riscv/Kconfig
@@ -34,5 +34,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy
imply BOARD_LATE_INIT
imply OF_BOARD_SETUP
imply SIFIVE_SERIAL
+ imply SMP
endif
--
2.20.1
next prev parent reply other threads:[~2019-03-17 18:28 UTC|newest]
Thread overview: 23+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-03-17 18:28 [U-Boot] [PATCH v3 00/11] SMP support for RISC-V Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 01/11] riscv: add infrastructure for calling functions on other harts Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 02/11] riscv: import the supervisor binary interface header file Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 03/11] riscv: implement IPI platform functions using SBI Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 04/11] riscv: delay initialization of caches and debug UART Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 05/11] riscv: save hart ID in register tp instead of s0 Lukas Auer
2019-03-18 5:39 ` Bin Meng
[not found] ` <752D002CFF5D0F4FA35C0100F1D73F3FA409D6C8@ATCPCS16.andestech.com>
2019-03-18 5:52 ` Rick Chen
2019-03-18 12:58 ` Anup Patel
2019-03-17 18:28 ` [U-Boot] [PATCH v3 06/11] riscv: add support for multi-hart systems Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 07/11] riscv: boot images passed to bootm on all harts Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 08/11] riscv: do not rely on hart ID passed by previous boot stage Lukas Auer
2019-03-17 18:28 ` [U-Boot] [PATCH v3 09/11] riscv: hang if relocation of secondary harts fails Lukas Auer
2019-03-18 6:27 ` Bin Meng
2019-03-18 13:00 ` Anup Patel
2019-03-17 18:28 ` [U-Boot] [PATCH v3 10/11] riscv: fu540: enable SMP Lukas Auer
2019-03-17 18:28 ` Lukas Auer [this message]
2019-03-20 12:37 ` [U-Boot] [PATCH v3 00/11] SMP support for RISC-V Palmer Dabbelt
2019-03-20 22:26 ` Auer, Lukas
2019-03-21 15:36 ` Troy Benjegerdes
2019-03-21 23:06 ` Bin Meng
2019-03-21 23:16 ` Atish Patra
2019-03-22 3:05 ` Padmarao Begari
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190317182842.18108-12-lukas.auer@aisec.fraunhofer.de \
--to=lukas.auer@aisec.fraunhofer.de \
--cc=u-boot@lists.denx.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.