From: Olof Johansson <olof@lixom.net>
To: Patrick Venture <venture@google.com>
Cc: robh+dt@kernel.org, mark.rutland@arm.com, joel@jms.id.au,
andrew@aj.id.au, devicetree@vger.kernel.org,
linux-arm-kernel@lists.infradead.org,
linux-aspeed@lists.ozlabs.org, linux-kernel@vger.kernel.org,
arm@kernel.org
Subject: Re: [PATCH 1/2] ARM: dts: aspeed: Add aspeed-p2a-ctrl node
Date: Mon, 29 Apr 2019 10:05:40 -0700 [thread overview]
Message-ID: <20190429170540.27bc3fu6nvab2vc5@localhost> (raw)
In-Reply-To: <20190425194853.140617-1-venture@google.com>
On Thu, Apr 25, 2019 at 12:48:53PM -0700, Patrick Venture wrote:
> Add a node for the aspeed-p2a-ctrl module. This node, when enabled will
> disable the PCI-to-AHB bridge and then allow control of this bridge via
> ioctls, and access via mmap.
>
> Signed-off-by: Patrick Venture <venture@google.com>
Patrick,
Please send these to Joel and Andrew (and cc the mailing lists). No need to
send patches that there are active maintainers for to arm@kernel.org directly.
(As a matter of fact, drivers/soc/aspeed should go through them too, even if
I applied the first patch directly just now).
-Olof
WARNING: multiple messages have this Message-ID (diff)
From: Olof Johansson <olof@lixom.net>
To: Patrick Venture <venture@google.com>
Cc: mark.rutland@arm.com, devicetree@vger.kernel.org, arm@kernel.org,
linux-aspeed@lists.ozlabs.org, andrew@aj.id.au,
linux-kernel@vger.kernel.org, robh+dt@kernel.org, joel@jms.id.au,
linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH 1/2] ARM: dts: aspeed: Add aspeed-p2a-ctrl node
Date: Mon, 29 Apr 2019 10:05:40 -0700 [thread overview]
Message-ID: <20190429170540.27bc3fu6nvab2vc5@localhost> (raw)
In-Reply-To: <20190425194853.140617-1-venture@google.com>
On Thu, Apr 25, 2019 at 12:48:53PM -0700, Patrick Venture wrote:
> Add a node for the aspeed-p2a-ctrl module. This node, when enabled will
> disable the PCI-to-AHB bridge and then allow control of this bridge via
> ioctls, and access via mmap.
>
> Signed-off-by: Patrick Venture <venture@google.com>
Patrick,
Please send these to Joel and Andrew (and cc the mailing lists). No need to
send patches that there are active maintainers for to arm@kernel.org directly.
(As a matter of fact, drivers/soc/aspeed should go through them too, even if
I applied the first patch directly just now).
-Olof
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next prev parent reply other threads:[~2019-04-29 17:08 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-04-25 19:48 [PATCH 1/2] ARM: dts: aspeed: Add aspeed-p2a-ctrl node Patrick Venture
2019-04-25 19:48 ` Patrick Venture
2019-04-29 7:53 ` Joel Stanley
2019-04-29 7:53 ` Joel Stanley
2019-04-29 17:05 ` Olof Johansson [this message]
2019-04-29 17:05 ` Olof Johansson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190429170540.27bc3fu6nvab2vc5@localhost \
--to=olof@lixom.net \
--cc=andrew@aj.id.au \
--cc=arm@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=joel@jms.id.au \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-aspeed@lists.ozlabs.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=venture@google.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.