All of lore.kernel.org
 help / color / mirror / Atom feed
From: Julien Grall <julien.grall@arm.com>
To: xen-devel@lists.xenproject.org
Cc: Julien Grall <julien.grall@arm.com>,
	Stefano Stabellini <sstabellini@kernel.org>,
	Volodymyr Babchuk <Volodymyr_Babchuk@epam.com>
Subject: [Xen-devel] [PATCH v2 35/35] xen/arm: Zero BSS after the MMU and D-cache is turned on
Date: Mon, 22 Jul 2019 22:39:58 +0100	[thread overview]
Message-ID: <20190722213958.5761-36-julien.grall@arm.com> (raw)
In-Reply-To: <20190722213958.5761-1-julien.grall@arm.com>

At the moment BSS is zeroed before the MMU and D-Cache is turned on.
In other words, the cache will be bypassed when zeroing the BSS section.

On Arm64, per the Image protocol [1], the state of the cache for BSS region
is not known because it is not part of the "loaded kernel image".

On Arm32, the boot protocol [2] does not mention anything about the
state of the cache. Therefore, it should be assumed that it is not known
for BSS region.

This means that the cache will need to be invalidated twice for the BSS
region:
    1) Before zeroing to remove any dirty cache line. Otherwise they may
    get evicted while zeroing and therefore overriding the value.
    2) After zeroing to remove any cache line that may have been
    speculated. Otherwise when turning on MMU and D-Cache, the CPU may
    see old values.

At the moment, the only reason to have BSS zeroed early is because the
boot page tables are part of it. To avoid the two cache invalidations,
it would be better if the boot page tables are part of the "loaded
kernel image" and therefore be zeroed when loading the image into
memory. A good candidate is the section .data.page_aligned.

A new macro DEFINE_BOOT_PAGE_TABLE is introduced to create and mark
page-tables used before BSS is zeroed. This includes all boot_* but also
xen_fixmap as zero_bss() will print a message when earlyprintk is
enabled.

[1] linux/Documentation/arm64/booting.txt
[2] linux/Documentation/arm/Booting

Signed-off-by: Julien Grall <julien.grall@arm.com>

---

    Changes in v2:
        - Add missing signed-off
        - Clarify commit message
        - Add arm32 parts
---
 xen/arch/arm/arm32/head.S | 11 +++--------
 xen/arch/arm/arm64/head.S |  7 +++----
 xen/arch/arm/mm.c         | 23 +++++++++++++++++------
 3 files changed, 23 insertions(+), 18 deletions(-)

diff --git a/xen/arch/arm/arm32/head.S b/xen/arch/arm/arm32/head.S
index 8a1e272aab..48cad6103f 100644
--- a/xen/arch/arm/arm32/head.S
+++ b/xen/arch/arm/arm32/head.S
@@ -149,7 +149,6 @@ past_zImage:
         mov   r12, #0                /* r12 := is_secondary_cpu */
 
         bl    check_cpu_mode
-        bl    zero_bss
         bl    cpu_init
         bl    create_page_tables
         bl    enable_mmu
@@ -170,6 +169,7 @@ primary_switched:
         /* Use a virtual address to access the UART. */
         mov_w r11, EARLY_UART_VIRTUAL_ADDRESS
 #endif
+        bl    zero_bss
         PRINT("- Ready -\r\n")
         /* Setup the arguments for start_xen and jump to C world */
         mov   r0, r10                /* r0 := Physical offset */
@@ -280,17 +280,12 @@ ENDPROC(check_cpu_mode)
 /*
  * Zero BSS
  *
- * Inputs:
- *   r10: Physical offset
- *
  * Clobbers r0 - r3
  */
 zero_bss:
         PRINT("- Zero BSS -\r\n")
-        ldr   r0, =__bss_start       /* Load start & end of bss */
-        ldr   r1, =__bss_end
-        add   r0, r0, r10            /* Apply physical offset */
-        add   r1, r1, r10
+        ldr   r0, =__bss_start       /* r0 := vaddr(__bss_start) */
+        ldr   r1, =__bss_end         /* r1 := vaddr(__bss_start) */
 
         mov   r2, #0
 1:      str   r2, [r0], #4
diff --git a/xen/arch/arm/arm64/head.S b/xen/arch/arm/arm64/head.S
index 2287f3ce48..b671e0e59f 100644
--- a/xen/arch/arm/arm64/head.S
+++ b/xen/arch/arm/arm64/head.S
@@ -303,7 +303,6 @@ real_start_efi:
         mov   x22, #0                /* x22 := is_secondary_cpu */
 
         bl    check_cpu_mode
-        bl    zero_bss
         bl    cpu_init
         bl    create_page_tables
         bl    enable_mmu
@@ -324,6 +323,7 @@ primary_switched:
         /* Use a virtual address to access the UART. */
         ldr   x23, =EARLY_UART_VIRTUAL_ADDRESS
 #endif
+        bl    zero_bss
         PRINT("- Ready -\r\n")
         /* Setup the arguments for start_xen and jump to C world */
         mov   x0, x20                /* x0 := Physical offset */
@@ -426,7 +426,6 @@ ENDPROC(check_cpu_mode)
  * Zero BSS
  *
  * Inputs:
- *   x20: Physical offset
  *   x26: Do we need to zero BSS?
  *
  * Clobbers x0 - x3
@@ -436,8 +435,8 @@ zero_bss:
         cbnz  x26, skip_bss
 
         PRINT("- Zero BSS -\r\n")
-        load_paddr x0, __bss_start    /* Load paddr of start & end of bss */
-        load_paddr x1, __bss_end
+        ldr   x0, =__bss_start       /* x0 := vaddr(__bss_start) */
+        ldr   x1, =__bss_end         /* x1 := vaddr(__bss_start) */
 
 1:      str   xzr, [x0], #8
         cmp   x0, x1
diff --git a/xen/arch/arm/mm.c b/xen/arch/arm/mm.c
index 44258ad89c..670a3089ea 100644
--- a/xen/arch/arm/mm.c
+++ b/xen/arch/arm/mm.c
@@ -62,6 +62,17 @@ mm_printk(const char *fmt, ...) {}
     } while (0);
 #endif
 
+/*
+ * Macros to define page-tables:
+ *  - DEFINE_BOOT_PAGE_TABLE is used to define page-table that are used
+ *  in assembly code before BSS is zeroed.
+ *  - DEFINE_PAGE_TABLE{,S} are used to define one or multiple
+ *  page-tables to be used after BSS is zeroed (typically they are only used
+ *  in C).
+ */
+#define DEFINE_BOOT_PAGE_TABLE(name)                                          \
+lpae_t __aligned(PAGE_SIZE) __section(".data.page_aligned") name[LPAE_ENTRIES]
+
 #define DEFINE_PAGE_TABLES(name, nr)                    \
 lpae_t __aligned(PAGE_SIZE) name[LPAE_ENTRIES * (nr)]
 
@@ -90,13 +101,13 @@ lpae_t __aligned(PAGE_SIZE) name[LPAE_ENTRIES * (nr)]
  * Finally, if EARLY_PRINTK is enabled then xen_fixmap will be mapped
  * by the CPU once it has moved off the 1:1 mapping.
  */
-DEFINE_PAGE_TABLE(boot_pgtable);
+DEFINE_BOOT_PAGE_TABLE(boot_pgtable);
 #ifdef CONFIG_ARM_64
-DEFINE_PAGE_TABLE(boot_first);
-DEFINE_PAGE_TABLE(boot_first_id);
+DEFINE_BOOT_PAGE_TABLE(boot_first);
+DEFINE_BOOT_PAGE_TABLE(boot_first_id);
 #endif
-DEFINE_PAGE_TABLE(boot_second);
-DEFINE_PAGE_TABLE(boot_third);
+DEFINE_BOOT_PAGE_TABLE(boot_second);
+DEFINE_BOOT_PAGE_TABLE(boot_third);
 
 /* Main runtime page tables */
 
@@ -149,7 +160,7 @@ static __initdata int xenheap_first_first_slot = -1;
  */
 static DEFINE_PAGE_TABLES(xen_second, 2);
 /* First level page table used for fixmap */
-DEFINE_PAGE_TABLE(xen_fixmap);
+DEFINE_BOOT_PAGE_TABLE(xen_fixmap);
 /* First level page table used to map Xen itself with the XN bit set
  * as appropriate. */
 static DEFINE_PAGE_TABLE(xen_xenmap);
-- 
2.11.0


_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xenproject.org
https://lists.xenproject.org/mailman/listinfo/xen-devel

  parent reply	other threads:[~2019-07-22 21:41 UTC|newest]

Thread overview: 74+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2019-07-22 21:39 [Xen-devel] [PATCH v2 00/35] xen/arm: Rework head.S to make it more compliant with the Arm Arm Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 01/35] xen/arm64: macros: Introduce an assembly macro to alias x30 Julien Grall
2019-07-26 14:28   ` Volodymyr Babchuk
2019-07-29 23:11   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 02/35] xen/arm64: head: Mark the end of subroutines with ENDPROC Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 03/35] xen/arm64: head: Don't clobber x30/lr in the macro PRINT Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 04/35] xen/arm64: head: Rework UART initialization on boot CPU Julien Grall
2019-07-29 23:19   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 05/35] xen/arm64: head: Introduce print_reg Julien Grall
2019-07-29 23:36   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 06/35] xen/arm64: head: Introduce distinct paths for the boot CPU and secondary CPUs Julien Grall
2019-07-30 17:06   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 07/35] xen/arm64: head: Rework and document check_cpu_mode() Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 08/35] xen/arm64: head: Rework and document zero_bss() Julien Grall
2019-07-30 17:13   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 09/35] xen/arm64: head: Improve coding style and document cpu_init() Julien Grall
2019-07-30 17:14   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 10/35] xen/arm64: head: Improve coding style and document create_pages_tables() Julien Grall
2019-07-30 17:15   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 11/35] xen/arm64: head: Document enable_mmu() Julien Grall
2019-07-30 17:20   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 12/35] xen/arm64: head: Move assembly switch to the runtime PT in secondary CPUs path Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 13/35] xen/arm64: head: Don't setup the fixmap on secondary CPUs Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 14/35] xen/arm64: head: Remove 1:1 mapping as soon as it is not used Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 15/35] xen/arm64: head: Rework and document setup_fixmap() Julien Grall
2019-07-30 17:40   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 16/35] xen/arm64: head: Rework and document launch() Julien Grall
2019-07-30 17:45   ` Stefano Stabellini
2019-07-31 20:13     ` Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 17/35] xen/arm64: head: Setup TTBR_EL2 in enable_mmu() and add missing isb Julien Grall
2019-07-30 18:20   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 18/35] xen/arm64: head: Introduce a macro to get a PC-relative address of a symbol Julien Grall
2019-07-30 18:24   ` Stefano Stabellini
2019-07-30 19:55     ` Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 19/35] xen/arm32: head: Add a macro to move an immediate constant into a 32-bit register Julien Grall
2019-07-30 21:11   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 20/35] xen/arm32: head: Mark the end of subroutines with ENDPROC Julien Grall
2019-07-30 19:22   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 21/35] xen/arm32: head: Don't clobber r14/lr in the macro PRINT Julien Grall
2019-07-30 19:34   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 22/35] xen/arm32: head: Rework UART initialization on boot CPU Julien Grall
2019-07-30 19:40   ` Stefano Stabellini
2019-07-31 20:18     ` Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 23/35] xen/arm32: head: Introduce print_reg Julien Grall
2019-07-30 19:43   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 24/35] xen/arm32: head: Introduce distinct paths for the boot CPU and secondary CPUs Julien Grall
2019-07-30 20:07   ` Stefano Stabellini
2019-07-31 20:31     ` Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 25/35] xen/arm32: head: Rework and document check_cpu_mode() Julien Grall
2019-07-30 20:10   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 26/35] xen/arm32: head: Rework and document zero_bss() Julien Grall
2019-07-30 20:14   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 27/35] xen/arm32: head: Document create_pages_tables() Julien Grall
2019-07-30 20:18   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 28/35] xen/arm32: head: Document enable_mmu() Julien Grall
2019-07-30 20:19   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 29/35] xen/arm32: head: Move assembly switch to the runtime PT in secondary CPUs path Julien Grall
2019-07-30 20:25   ` Stefano Stabellini
2019-07-30 20:54     ` Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 30/35] xen/arm32: head: Don't setup the fixmap on secondary CPUs Julien Grall
2019-07-30 20:38   ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 31/35] xen/arm32: head: Remove 1:1 mapping as soon as it is not used Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 32/35] xen/arm32: head: Rework and document setup_fixmap() Julien Grall
2019-07-30 21:14   ` Stefano Stabellini
2019-07-31 20:42     ` Julien Grall
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 33/35] xen/arm32: head: Rework and document launch() Julien Grall
2019-07-30 21:21   ` Stefano Stabellini
2019-07-30 21:34     ` Julien Grall
2019-07-31 20:27       ` Stefano Stabellini
2019-07-22 21:39 ` [Xen-devel] [PATCH v2 34/35] xen/arm32: head: Setup HTTBR in enable_mmu() and add missing isb Julien Grall
2019-07-30 21:26   ` Stefano Stabellini
2019-07-31 21:01     ` Julien Grall
2019-07-22 21:39 ` Julien Grall [this message]
2019-07-30 21:30   ` [Xen-devel] [PATCH v2 35/35] xen/arm: Zero BSS after the MMU and D-cache is turned on Stefano Stabellini

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20190722213958.5761-36-julien.grall@arm.com \
    --to=julien.grall@arm.com \
    --cc=Volodymyr_Babchuk@epam.com \
    --cc=sstabellini@kernel.org \
    --cc=xen-devel@lists.xenproject.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.