* [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC
@ 2020-01-04 17:45 Stephan Gerhold
2020-01-04 17:45 ` [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) Stephan Gerhold
` (5 more replies)
0 siblings, 6 replies; 19+ messages in thread
From: Stephan Gerhold @ 2020-01-04 17:45 UTC (permalink / raw)
To: u-boot
This patch series restores minimal U-Boot support for
the ST-Ericsson NovaThor U8500 SoC.
Previous support for U8500 was removed in
commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch")
since none of the boards were converted to generic boards
before the deadline.
The motivation for adding the SoC and board is explained in
- Patch 3 ("arm: Add support for ST-Ericsson U8500 SoC") and
- Patch 5 ("board: Add new Samsung "stemmy" board based on ST-Ericsson U8500")
I have additional patches for MMC, USB, display and the "stemmy"
board, that configure it to provide an Android fastboot interface
with similar functionality as the original Samsung bootloader.
Some of the patches require some additional work, so I thought
it is easier to start with some minimal changes first (only UART).
I think this makes the patch series quite straightforward,
with only ~225 new lines of C code, plus device tree and documentation.
The only patch that stands out with ~1.8k lines is the device tree
import, directly copied (without modification) from the Linux kernel.
Stephan Gerhold (5):
timer: Add driver for Nomadik Multi Timer Unit (MTU)
arm: dts: Import device tree for ST-Ericsson Ux500
arm: Add support for ST-Ericsson U8500 SoC
MAINTAINERS: Add ARM U8500
board: Add new Samsung "stemmy" board based on ST-Ericsson U8500
MAINTAINERS | 8 +
arch/arm/Kconfig | 20 +
arch/arm/Makefile | 1 +
arch/arm/dts/Makefile | 2 +
arch/arm/dts/ste-ab8500.dtsi | 328 ++++++
arch/arm/dts/ste-ab8505.dtsi | 275 +++++
arch/arm/dts/ste-dbx5x0-u-boot.dtsi | 29 +
arch/arm/dts/ste-dbx5x0.dtsi | 1144 ++++++++++++++++++++
arch/arm/dts/ste-ux500-samsung-stemmy.dts | 20 +
arch/arm/include/asm/gpio.h | 2 +-
arch/arm/mach-u8500/Kconfig | 27 +
arch/arm/mach-u8500/Makefile | 4 +
arch/arm/mach-u8500/cache.c | 37 +
arch/arm/mach-u8500/cpuinfo.c | 25 +
board/ste/stemmy/Kconfig | 12 +
board/ste/stemmy/MAINTAINERS | 6 +
board/ste/stemmy/Makefile | 2 +
board/ste/stemmy/README | 49 +
board/ste/stemmy/stemmy.c | 18 +
configs/stemmy_defconfig | 18 +
drivers/timer/Kconfig | 9 +
drivers/timer/Makefile | 1 +
drivers/timer/nomadik-mtu-timer.c | 114 ++
include/configs/stemmy.h | 29 +
include/dt-bindings/arm/ux500_pm_domains.h | 15 +
include/dt-bindings/clock/ste-ab8500.h | 12 +
include/dt-bindings/mfd/dbx500-prcmu.h | 84 ++
27 files changed, 2290 insertions(+), 1 deletion(-)
create mode 100644 arch/arm/dts/ste-ab8500.dtsi
create mode 100644 arch/arm/dts/ste-ab8505.dtsi
create mode 100644 arch/arm/dts/ste-dbx5x0-u-boot.dtsi
create mode 100644 arch/arm/dts/ste-dbx5x0.dtsi
create mode 100644 arch/arm/dts/ste-ux500-samsung-stemmy.dts
create mode 100644 arch/arm/mach-u8500/Kconfig
create mode 100644 arch/arm/mach-u8500/Makefile
create mode 100644 arch/arm/mach-u8500/cache.c
create mode 100644 arch/arm/mach-u8500/cpuinfo.c
create mode 100644 board/ste/stemmy/Kconfig
create mode 100644 board/ste/stemmy/MAINTAINERS
create mode 100644 board/ste/stemmy/Makefile
create mode 100644 board/ste/stemmy/README
create mode 100644 board/ste/stemmy/stemmy.c
create mode 100644 configs/stemmy_defconfig
create mode 100644 drivers/timer/nomadik-mtu-timer.c
create mode 100644 include/configs/stemmy.h
create mode 100644 include/dt-bindings/arm/ux500_pm_domains.h
create mode 100644 include/dt-bindings/clock/ste-ab8500.h
create mode 100644 include/dt-bindings/mfd/dbx500-prcmu.h
--
2.24.1
^ permalink raw reply [flat|nested] 19+ messages in thread* [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold @ 2020-01-04 17:45 ` Stephan Gerhold 2020-01-06 1:48 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 Stephan Gerhold ` (4 subsequent siblings) 5 siblings, 2 replies; 19+ messages in thread From: Stephan Gerhold @ 2020-01-04 17:45 UTC (permalink / raw) To: u-boot The Nomadik Multi Timer Unit (MTU) provides 4 decrementing free-running timers. It is used in ST-Ericsson Ux500 SoCs. The driver uses the first timer to implement UCLASS_TIMER. Signed-off-by: Stephan Gerhold <stephan@gerhold.net> --- drivers/timer/Kconfig | 9 +++ drivers/timer/Makefile | 1 + drivers/timer/nomadik-mtu-timer.c | 114 ++++++++++++++++++++++++++++++ 3 files changed, 124 insertions(+) create mode 100644 drivers/timer/nomadik-mtu-timer.c diff --git a/drivers/timer/Kconfig b/drivers/timer/Kconfig index 5f4bc6edb6..89e3b5bc12 100644 --- a/drivers/timer/Kconfig +++ b/drivers/timer/Kconfig @@ -127,6 +127,15 @@ config X86_TSC_TIMER_EARLY_FREQ hardware ways, nor got from device tree at the time when device tree is not available yet. +config NOMADIK_MTU_TIMER + bool "Nomadik MTU Timer" + depends on TIMER + help + Enables support for the Nomadik Multi Timer Unit (MTU), + used in ST-Ericsson Ux500 SoCs. + The MTU provides 4 decrementing free-running timers. + At the moment, only the first timer is used by the driver. + config OMAP_TIMER bool "Omap timer support" depends on TIMER diff --git a/drivers/timer/Makefile b/drivers/timer/Makefile index fa35bea6c5..c22ffebcde 100644 --- a/drivers/timer/Makefile +++ b/drivers/timer/Makefile @@ -12,6 +12,7 @@ obj-$(CONFIG_ATMEL_PIT_TIMER) += atmel_pit_timer.o obj-$(CONFIG_CADENCE_TTC_TIMER) += cadence-ttc.o obj-$(CONFIG_DESIGNWARE_APB_TIMER) += dw-apb-timer.o obj-$(CONFIG_MPC83XX_TIMER) += mpc83xx_timer.o +obj-$(CONFIG_NOMADIK_MTU_TIMER) += nomadik-mtu-timer.o obj-$(CONFIG_OMAP_TIMER) += omap-timer.o obj-$(CONFIG_RENESAS_OSTM_TIMER) += ostm_timer.o obj-$(CONFIG_RISCV_TIMER) += riscv_timer.o diff --git a/drivers/timer/nomadik-mtu-timer.c b/drivers/timer/nomadik-mtu-timer.c new file mode 100644 index 0000000000..8648f1f1df --- /dev/null +++ b/drivers/timer/nomadik-mtu-timer.c @@ -0,0 +1,114 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (C) 2019 Stephan Gerhold <stephan@gerhold.net> + * + * Based on arch/arm/cpu/armv7/u8500/timer.c: + * Copyright (C) 2010 Linaro Limited + * John Rigby <john.rigby@linaro.org> + * + * Based on Linux kernel source and internal ST-Ericsson U-Boot source: + * Copyright (C) 2009 Alessandro Rubini + * Copyright (C) 2010 ST-Ericsson + * Copyright (C) 2010 Linus Walleij for ST-Ericsson + */ + +#include <common.h> +#include <dm.h> +#include <timer.h> +#include <asm/io.h> + +#define MTU_NUM_TIMERS 4 + +/* The timers */ +struct nomadik_mtu_timer_regs { + u32 lr; /* Load register */ + u32 cv; /* Current value */ + u32 cr; /* Control register */ + u32 bglr; /* Background load register */ +}; + +/* The MTU that contains the timers */ +struct nomadik_mtu_regs { + u32 imsc; /* Interrupt mask set/clear */ + u32 ris; /* Raw interrupt status */ + u32 mis; /* Masked interrupt status */ + u32 icr; /* Interrupt clear register */ + + struct nomadik_mtu_timer_regs timers[MTU_NUM_TIMERS]; +}; + +/* Bits for the control register */ +#define MTU_CR_ONESHOT BIT(0) /* if 0 = wraps reloading from BGLR */ +#define MTU_CR_32BITS BIT(1) /* if 0 = 16-bit counter */ + +#define MTU_CR_PRESCALE_SHIFT 2 +#define MTU_CR_PRESCALE_1 (0 << MTU_CR_PRESCALE_SHIFT) +#define MTU_CR_PRESCALE_16 (1 << MTU_CR_PRESCALE_SHIFT) +#define MTU_CR_PRESCALE_256 (2 << MTU_CR_PRESCALE_SHIFT) + +#define MTU_CR_PERIODIC BIT(6) /* if 0 = free-running */ +#define MTU_CR_ENABLE BIT(7) + +struct nomadik_mtu_priv { + struct nomadik_mtu_timer_regs *timer; +}; + +static int nomadik_mtu_get_count(struct udevice *dev, u64 *count) +{ + struct nomadik_mtu_priv *priv = dev_get_priv(dev); + + /* Decrementing counter: invert the value */ + *count = timer_conv_64(~readl(&priv->timer->cv)); + + return 0; +} + +static int nomadik_mtu_probe(struct udevice *dev) +{ + struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev); + struct nomadik_mtu_priv *priv = dev_get_priv(dev); + struct nomadik_mtu_regs *mtu; + fdt_addr_t addr; + u32 prescale; + + addr = dev_read_addr(dev); + if (addr == FDT_ADDR_T_NONE) + return -EINVAL; + + mtu = (struct nomadik_mtu_regs *)addr; + priv->timer = mtu->timers; /* Use first timer */ + + if (!uc_priv->clock_rate) + return -EINVAL; + + /* Use divide-by-16 counter if tick rate is more than 32 MHz */ + if (uc_priv->clock_rate > 32000000) { + uc_priv->clock_rate /= 16; + prescale = MTU_CR_PRESCALE_16; + } else { + prescale = MTU_CR_PRESCALE_1; + } + + /* Configure a free-running, auto-wrap counter with selected prescale */ + writel(MTU_CR_ENABLE | prescale | MTU_CR_32BITS, &priv->timer->cr); + + return 0; +} + +static const struct timer_ops nomadik_mtu_ops = { + .get_count = nomadik_mtu_get_count, +}; + +static const struct udevice_id nomadik_mtu_ids[] = { + { .compatible = "st,nomadik-mtu" }, + {} +}; + +U_BOOT_DRIVER(nomadik_mtu) = { + .name = "nomadik_mtu", + .id = UCLASS_TIMER, + .of_match = nomadik_mtu_ids, + .priv_auto_alloc_size = sizeof(struct nomadik_mtu_priv), + .probe = nomadik_mtu_probe, + .ops = &nomadik_mtu_ops, +}; -- 2.24.1 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) 2020-01-04 17:45 ` [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) Stephan Gerhold @ 2020-01-06 1:48 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Linus Walleij @ 2020-01-06 1:48 UTC (permalink / raw) To: u-boot On Sat, Jan 4, 2020 at 6:48 PM Stephan Gerhold <stephan@gerhold.net> wrote: > The Nomadik Multi Timer Unit (MTU) provides 4 decrementing > free-running timers. It is used in ST-Ericsson Ux500 SoCs. > > The driver uses the first timer to implement UCLASS_TIMER. > > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Yours, Linus Walleij ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) 2020-01-04 17:45 ` [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) Stephan Gerhold 2020-01-06 1:48 ` Linus Walleij @ 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Tom Rini @ 2020-01-23 21:58 UTC (permalink / raw) To: u-boot On Sat, Jan 04, 2020 at 06:45:15PM +0100, Stephan Gerhold wrote: > The Nomadik Multi Timer Unit (MTU) provides 4 decrementing > free-running timers. It is used in ST-Ericsson Ux500 SoCs. > > The driver uses the first timer to implement UCLASS_TIMER. > > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> > Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Applied to u-boot/master, thanks! -- Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 833 bytes Desc: not available URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200123/03feb46c/attachment.sig> ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold 2020-01-04 17:45 ` [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) Stephan Gerhold @ 2020-01-04 17:45 ` Stephan Gerhold 2020-01-06 1:48 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC Stephan Gerhold ` (3 subsequent siblings) 5 siblings, 2 replies; 19+ messages in thread From: Stephan Gerhold @ 2020-01-04 17:45 UTC (permalink / raw) To: u-boot from https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson.git/ tag "ux500-armsoc-v5.6-2" commit 224bf0fe7292 ("ARM: dts: ux500: samsung-golden: Add Bluetooth") (queued for merge in Linux 5.6) Signed-off-by: Stephan Gerhold <stephan@gerhold.net> --- I ignored all the checkpatch complaints in this patch, since the files are copied without modification from the Linux kernel. I will check if it makes sense to submit a patch to fix some of them... (In particular the large amount of "WARNING: please, no space before tabs" in one of the includes...) arch/arm/dts/ste-ab8500.dtsi | 328 ++++++ arch/arm/dts/ste-ab8505.dtsi | 275 +++++ arch/arm/dts/ste-dbx5x0.dtsi | 1144 ++++++++++++++++++++ include/dt-bindings/arm/ux500_pm_domains.h | 15 + include/dt-bindings/clock/ste-ab8500.h | 12 + include/dt-bindings/mfd/dbx500-prcmu.h | 84 ++ 6 files changed, 1858 insertions(+) create mode 100644 arch/arm/dts/ste-ab8500.dtsi create mode 100644 arch/arm/dts/ste-ab8505.dtsi create mode 100644 arch/arm/dts/ste-dbx5x0.dtsi create mode 100644 include/dt-bindings/arm/ux500_pm_domains.h create mode 100644 include/dt-bindings/clock/ste-ab8500.h create mode 100644 include/dt-bindings/mfd/dbx500-prcmu.h diff --git a/arch/arm/dts/ste-ab8500.dtsi b/arch/arm/dts/ste-ab8500.dtsi new file mode 100644 index 0000000000..14d4d8617d --- /dev/null +++ b/arch/arm/dts/ste-ab8500.dtsi @@ -0,0 +1,328 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2012 Linaro Ltd + */ + +#include <dt-bindings/clock/ste-ab8500.h> + +/ { + /* Essential housekeeping hardware monitors */ + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&gpadc 0x02>, /* Battery temperature */ + <&gpadc 0x03>, /* Main charger voltage */ + <&gpadc 0x08>, /* Main battery voltage */ + <&gpadc 0x09>, /* VBUS */ + <&gpadc 0x0a>, /* Main charger current */ + <&gpadc 0x0b>, /* USB charger current */ + <&gpadc 0x0c>, /* Backup battery voltage */ + <&gpadc 0x0d>, /* Die temperature */ + <&gpadc 0x12>; /* Crystal temperature */ + }; + + soc { + prcmu at 80157000 { + ab8500 { + compatible = "stericsson,ab8500"; + interrupt-parent = <&intc>; + interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + + ab8500_clock: clock-controller { + compatible = "stericsson,ab8500-clk"; + #clock-cells = <1>; + }; + + ab8500_gpio: ab8500-gpio { + compatible = "stericsson,ab8500-gpio"; + gpio-controller; + #gpio-cells = <2>; + }; + + ab8500-rtc { + compatible = "stericsson,ab8500-rtc"; + interrupts = <17 IRQ_TYPE_LEVEL_HIGH + 18 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "60S", "ALARM"; + }; + + gpadc: ab8500-gpadc { + compatible = "stericsson,ab8500-gpadc"; + interrupts = <32 IRQ_TYPE_LEVEL_HIGH + 39 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "HW_CONV_END", "SW_CONV_END"; + vddadc-supply = <&ab8500_ldo_tvout_reg>; + #address-cells = <1>; + #size-cells = <0>; + #io-channel-cells = <1>; + + /* GPADC channels */ + bat_ctrl: channel at 01 { + reg = <0x01>; + }; + btemp_ball: channel at 02 { + reg = <0x02>; + }; + main_charger_v: channel at 03 { + reg = <0x03>; + }; + acc_detect1: channel at 04 { + reg = <0x04>; + }; + acc_detect2: channel at 05 { + reg = <0x05>; + }; + adc_aux1: channel at 06 { + reg = <0x06>; + }; + adc_aux2: channel at 07 { + reg = <0x07>; + }; + main_batt_v: channel at 08 { + reg = <0x08>; + }; + vbus_v: channel at 09 { + reg = <0x09>; + }; + main_charger_c: channel at 0a { + reg = <0x0a>; + }; + usb_charger_c: channel at 0b { + reg = <0x0b>; + }; + bk_bat_v: channel at 0c { + reg = <0x0c>; + }; + die_temp: channel at 0d { + reg = <0x0d>; + }; + usb_id: channel at 0e { + reg = <0x0e>; + }; + xtal_temp: channel at 12 { + reg = <0x12>; + }; + vbat_true_meas: channel at 13 { + reg = <0x13>; + }; + bat_ctrl_and_ibat: channel at 1c { + reg = <0x1c>; + }; + vbat_meas_and_ibat: channel at 1d { + reg = <0x1d>; + }; + vbat_true_meas_and_ibat: channel at 1e { + reg = <0x1e>; + }; + bat_temp_and_ibat: channel at 1f { + reg = <0x1f>; + }; + }; + + ab8500_temp { + compatible = "stericsson,abx500-temp"; + io-channels = <&gpadc 0x06>, + <&gpadc 0x07>; + io-channel-name = "aux1", "aux2"; + }; + + ab8500_battery: ab8500_battery { + stericsson,battery-type = "LIPO"; + thermistor-on-batctrl; + }; + + ab8500_fg { + compatible = "stericsson,ab8500-fg"; + battery = <&ab8500_battery>; + io-channels = <&gpadc 0x08>; + io-channel-name = "main_bat_v"; + }; + + ab8500_btemp { + compatible = "stericsson,ab8500-btemp"; + battery = <&ab8500_battery>; + io-channels = <&gpadc 0x02>, + <&gpadc 0x01>; + io-channel-name = "btemp_ball", + "bat_ctrl"; + }; + + ab8500_charger { + compatible = "stericsson,ab8500-charger"; + battery = <&ab8500_battery>; + vddadc-supply = <&ab8500_ldo_tvout_reg>; + io-channels = <&gpadc 0x03>, + <&gpadc 0x0a>, + <&gpadc 0x09>, + <&gpadc 0x0b>; + io-channel-name = "main_charger_v", + "main_charger_c", + "vbus_v", + "usb_charger_c"; + }; + + ab8500_chargalg { + compatible = "stericsson,ab8500-chargalg"; + battery = <&ab8500_battery>; + }; + + ab8500_usb { + compatible = "stericsson,ab8500-usb"; + interrupts = < 90 IRQ_TYPE_LEVEL_HIGH + 96 IRQ_TYPE_LEVEL_HIGH + 14 IRQ_TYPE_LEVEL_HIGH + 15 IRQ_TYPE_LEVEL_HIGH + 79 IRQ_TYPE_LEVEL_HIGH + 74 IRQ_TYPE_LEVEL_HIGH + 75 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "ID_WAKEUP_R", + "ID_WAKEUP_F", + "VBUS_DET_F", + "VBUS_DET_R", + "USB_LINK_STATUS", + "USB_ADP_PROBE_PLUG", + "USB_ADP_PROBE_UNPLUG"; + vddulpivio18-supply = <&ab8500_ldo_intcore_reg>; + v-ape-supply = <&db8500_vape_reg>; + musb_1v8-supply = <&db8500_vsmps2_reg>; + clocks = <&prcmu_clk PRCMU_SYSCLK>; + clock-names = "sysclk"; + }; + + ab8500-ponkey { + compatible = "stericsson,ab8500-poweron-key"; + interrupts = <6 IRQ_TYPE_LEVEL_HIGH + 7 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "ONKEY_DBF", "ONKEY_DBR"; + }; + + ab8500-sysctrl { + compatible = "stericsson,ab8500-sysctrl"; + }; + + ab8500-pwm { + compatible = "stericsson,ab8500-pwm"; + clocks = <&ab8500_clock AB8500_SYSCLK_INT>; + clock-names = "intclk"; + }; + + ab8500-debugfs { + compatible = "stericsson,ab8500-debug"; + }; + + codec: ab8500-codec { + compatible = "stericsson,ab8500-codec"; + + V-AUD-supply = <&ab8500_ldo_audio_reg>; + V-AMIC1-supply = <&ab8500_ldo_anamic1_reg>; + V-AMIC2-supply = <&ab8500_ldo_anamic2_reg>; + V-DMIC-supply = <&ab8500_ldo_dmic_reg>; + + clocks = <&ab8500_clock AB8500_SYSCLK_AUDIO>; + clock-names = "audioclk"; + + stericsson,earpeice-cmv = <950>; /* Units in mV. */ + }; + + ext_regulators: ab8500-ext-regulators { + compatible = "stericsson,ab8500-ext-regulator"; + + ab8500_ext1_reg: ab8500_ext1 { + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ab8500_ext2_reg: ab8500_ext2 { + regulator-min-microvolt = <1360000>; + regulator-max-microvolt = <1360000>; + regulator-boot-on; + regulator-always-on; + }; + + ab8500_ext3_reg: ab8500_ext3 { + regulator-min-microvolt = <3400000>; + regulator-max-microvolt = <3400000>; + regulator-boot-on; + }; + }; + + ab8500-regulators { + compatible = "stericsson,ab8500-regulator"; + vin-supply = <&ab8500_ext3_reg>; + + // supplies to the display/camera + ab8500_ldo_aux1_reg: ab8500_ldo_aux1 { + regulator-min-microvolt = <2500000>; + regulator-max-microvolt = <2900000>; + regulator-boot-on; + /* BUG: If turned off MMC will be affected. */ + regulator-always-on; + }; + + // supplies to the on-board eMMC + ab8500_ldo_aux2_reg: ab8500_ldo_aux2 { + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <3300000>; + }; + + // supply for VAUX3; SDcard slots + ab8500_ldo_aux3_reg: ab8500_ldo_aux3 { + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <3300000>; + }; + + // supply for v-intcore12; VINTCORE12 LDO + ab8500_ldo_intcore_reg: ab8500_ldo_intcore { + }; + + // supply for tvout; gpadc; TVOUT LDO + ab8500_ldo_tvout_reg: ab8500_ldo_tvout { + }; + + // supply for ab8500-vaudio; VAUDIO LDO + ab8500_ldo_audio_reg: ab8500_ldo_audio { + }; + + // supply for v-anamic1 VAMIC1 LDO + ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 { + }; + + // supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1 + ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 { + }; + + // supply for v-dmic; VDMIC LDO + ab8500_ldo_dmic_reg: ab8500_ldo_dmic { + }; + + // supply for U8500 CSI/DSI; VANA LDO + ab8500_ldo_ana_reg: ab8500_ldo_ana { + }; + }; + }; + }; + + sound { + stericsson,audio-codec = <&codec>; + clocks = <&prcmu_clk PRCMU_SYSCLK>, <&ab8500_clock AB8500_SYSCLK_ULP>, <&ab8500_clock AB8500_SYSCLK_INT>; + clock-names = "sysclk", "ulpclk", "intclk"; + }; + + mcde at a0350000 { + vana-supply = <&ab8500_ldo_ana_reg>; + + dsi at a0351000 { + vana-supply = <&ab8500_ldo_ana_reg>; + }; + dsi at a0352000 { + vana-supply = <&ab8500_ldo_ana_reg>; + }; + dsi at a0353000 { + vana-supply = <&ab8500_ldo_ana_reg>; + }; + }; + }; +}; diff --git a/arch/arm/dts/ste-ab8505.dtsi b/arch/arm/dts/ste-ab8505.dtsi new file mode 100644 index 0000000000..c72aa250bf --- /dev/null +++ b/arch/arm/dts/ste-ab8505.dtsi @@ -0,0 +1,275 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2012 Linaro Ltd + */ + +#include <dt-bindings/clock/ste-ab8500.h> + +/ { + /* Essential housekeeping hardware monitors */ + iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&gpadc 0x02>, /* Battery temperature */ + <&gpadc 0x08>, /* Main battery voltage */ + <&gpadc 0x09>, /* VBUS */ + <&gpadc 0x0b>, /* Charger current */ + <&gpadc 0x0c>; /* Backup battery voltage */ + }; + + soc { + prcmu at 80157000 { + ab8505 { + compatible = "stericsson,ab8505"; + interrupt-parent = <&intc>; + interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + + ab8500_clock: clock-controller { + compatible = "stericsson,ab8500-clk"; + #clock-cells = <1>; + }; + + ab8505_gpio: ab8505-gpio { + compatible = "stericsson,ab8505-gpio"; + gpio-controller; + #gpio-cells = <2>; + }; + + ab8500-rtc { + compatible = "stericsson,ab8500-rtc"; + interrupts = <17 IRQ_TYPE_LEVEL_HIGH + 18 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "60S", "ALARM"; + }; + + gpadc: ab8500-gpadc { + compatible = "stericsson,ab8500-gpadc"; + interrupts = <32 IRQ_TYPE_LEVEL_HIGH + 39 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "HW_CONV_END", "SW_CONV_END"; + vddadc-supply = <&ab8500_ldo_adc_reg>; + #address-cells = <1>; + #size-cells = <0>; + #io-channel-cells = <1>; + + /* GPADC channels */ + bat_ctrl: channel at 01 { + reg = <0x01>; + }; + btemp_ball: channel at 02 { + reg = <0x02>; + }; + acc_detect1: channel at 04 { + reg = <0x04>; + }; + acc_detect2: channel at 05 { + reg = <0x05>; + }; + adc_aux1: channel at 06 { + reg = <0x06>; + }; + adc_aux2: channel at 07 { + reg = <0x07>; + }; + main_batt_v: channel at 08 { + reg = <0x08>; + }; + vbus_v: channel at 09 { + reg = <0x09>; + }; + charger_c: channel at 0b { + reg = <0x0b>; + }; + bk_bat_v: channel at 0c { + reg = <0x0c>; + }; + usb_id: channel at 0e { + reg = <0x0e>; + }; + }; + + ab8500_battery: ab8500_battery { + status = "disabled"; + thermistor-on-batctrl; + }; + + ab8500_fg { + status = "disabled"; + compatible = "stericsson,ab8500-fg"; + battery = <&ab8500_battery>; + io-channels = <&gpadc 0x08>; + io-channel-name = "main_bat_v"; + }; + + ab8500_btemp { + status = "disabled"; + compatible = "stericsson,ab8500-btemp"; + battery = <&ab8500_battery>; + io-channels = <&gpadc 0x02>, + <&gpadc 0x01>; + io-channel-name = "btemp_ball", + "bat_ctrl"; + }; + + ab8500_charger { + status = "disabled"; + compatible = "stericsson,ab8500-charger"; + battery = <&ab8500_battery>; + vddadc-supply = <&ab8500_ldo_adc_reg>; + io-channels = <&gpadc 0x09>, + <&gpadc 0x0b>; + io-channel-name = "vbus_v", + "usb_charger_c"; + }; + + ab8500_chargalg { + status = "disabled"; + compatible = "stericsson,ab8500-chargalg"; + battery = <&ab8500_battery>; + }; + + ab8500_usb: ab8500_usb { + compatible = "stericsson,ab8500-usb"; + interrupts = < 90 IRQ_TYPE_LEVEL_HIGH + 96 IRQ_TYPE_LEVEL_HIGH + 14 IRQ_TYPE_LEVEL_HIGH + 15 IRQ_TYPE_LEVEL_HIGH + 79 IRQ_TYPE_LEVEL_HIGH + 74 IRQ_TYPE_LEVEL_HIGH + 75 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "ID_WAKEUP_R", + "ID_WAKEUP_F", + "VBUS_DET_F", + "VBUS_DET_R", + "USB_LINK_STATUS", + "USB_ADP_PROBE_PLUG", + "USB_ADP_PROBE_UNPLUG"; + vddulpivio18-supply = <&ab8500_ldo_intcore_reg>; + v-ape-supply = <&db8500_vape_reg>; + musb_1v8-supply = <&db8500_vsmps2_reg>; + clocks = <&prcmu_clk PRCMU_SYSCLK>; + clock-names = "sysclk"; + }; + + ab8500-ponkey { + compatible = "stericsson,ab8500-poweron-key"; + interrupts = <6 IRQ_TYPE_LEVEL_HIGH + 7 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "ONKEY_DBF", "ONKEY_DBR"; + }; + + ab8500-sysctrl { + compatible = "stericsson,ab8500-sysctrl"; + }; + + ab8500-pwm { + compatible = "stericsson,ab8500-pwm"; + clocks = <&ab8500_clock AB8500_SYSCLK_INT>; + clock-names = "intclk"; + }; + + ab8500-debugfs { + compatible = "stericsson,ab8500-debug"; + }; + + codec: ab8500-codec { + compatible = "stericsson,ab8500-codec"; + + V-AUD-supply = <&ab8500_ldo_audio_reg>; + V-AMIC1-supply = <&ab8500_ldo_anamic1_reg>; + V-AMIC2-supply = <&ab8500_ldo_anamic2_reg>; + + clocks = <&ab8500_clock AB8500_SYSCLK_AUDIO>; + clock-names = "audioclk"; + + stericsson,earpeice-cmv = <950>; /* Units in mV. */ + }; + + ab8505-regulators { + compatible = "stericsson,ab8505-regulator"; + + ab8500_ldo_aux1_reg: ab8500_ldo_aux1 { + regulator-min-microvolt = <2800000>; + regulator-max-microvolt = <3300000>; + }; + + ab8500_ldo_aux2_reg: ab8500_ldo_aux2 { + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <3300000>; + }; + + ab8500_ldo_aux3_reg: ab8500_ldo_aux3 { + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <3300000>; + }; + + ab8500_ldo_aux4_reg: ab8500_ldo_aux4 { + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <3300000>; + }; + + ab8500_ldo_aux5_reg: ab8500_ldo_aux5 { + regulator-min-microvolt = <1050000>; + regulator-max-microvolt = <2790000>; + }; + + ab8500_ldo_aux6_reg: ab8500_ldo_aux6 { + regulator-min-microvolt = <1050000>; + regulator-max-microvolt = <2790000>; + }; + + // supply for v-intcore12; VINTCORE12 LDO + ab8500_ldo_intcore_reg: ab8500_ldo_intcore { + regulator-min-microvolt = <1250000>; + regulator-max-microvolt = <1350000>; + }; + + // supply for gpadc; ADC LDO + ab8500_ldo_adc_reg: ab8500_ldo_adc { + }; + + // supply for ab8500-vaudio; VAUDIO LDO + ab8500_ldo_audio_reg: ab8500_ldo_audio { + }; + + // supply for v-anamic1 VAMIC1 LDO + ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 { + }; + + // supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1 + ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 { + }; + + // supply for v-aux8; VAUX8 LDO + ab8500_ldo_aux8_reg: ab8500_ldo_aux8 { + }; + + // supply for U8500 CSI/DSI; VANA LDO + ab8500_ldo_ana_reg: ab8500_ldo_ana { + }; + }; + }; + }; + + sound { + stericsson,audio-codec = <&codec>; + clocks = <&prcmu_clk PRCMU_SYSCLK>, <&ab8500_clock AB8500_SYSCLK_ULP>, <&ab8500_clock AB8500_SYSCLK_INT>; + clock-names = "sysclk", "ulpclk", "intclk"; + }; + + mcde at a0350000 { + vana-supply = <&ab8500_ldo_ana_reg>; + + dsi at a0351000 { + vana-supply = <&ab8500_ldo_ana_reg>; + }; + dsi at a0352000 { + vana-supply = <&ab8500_ldo_ana_reg>; + }; + dsi at a0353000 { + vana-supply = <&ab8500_ldo_ana_reg>; + }; + }; + }; +}; diff --git a/arch/arm/dts/ste-dbx5x0.dtsi b/arch/arm/dts/ste-dbx5x0.dtsi new file mode 100644 index 0000000000..6671f74c9f --- /dev/null +++ b/arch/arm/dts/ste-dbx5x0.dtsi @@ -0,0 +1,1144 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright 2012 Linaro Ltd + */ + +#include <dt-bindings/interrupt-controller/irq.h> +#include <dt-bindings/interrupt-controller/arm-gic.h> +#include <dt-bindings/mfd/dbx500-prcmu.h> +#include <dt-bindings/arm/ux500_pm_domains.h> +#include <dt-bindings/gpio/gpio.h> +#include <dt-bindings/thermal/thermal.h> + +/ { + #address-cells = <1>; + #size-cells = <1>; + + /* This stablilizes the device enumeration */ + aliases { + i2c0 = &i2c0; + i2c1 = &i2c1; + i2c2 = &i2c2; + i2c3 = &i2c3; + i2c4 = &i2c4; + spi0 = &spi0; + spi1 = &spi1; + spi2 = &spi2; + spi3 = &spi3; + serial0 = &serial0; + serial1 = &serial1; + serial2 = &serial2; + }; + + chosen { + }; + + cpus { + #address-cells = <1>; + #size-cells = <0>; + enable-method = "ste,dbx500-smp"; + + cpu-map { + cluster0 { + core0 { + cpu = <&CPU0>; + }; + core1 { + cpu = <&CPU1>; + }; + }; + }; + CPU0: cpu at 300 { + device_type = "cpu"; + compatible = "arm,cortex-a9"; + reg = <0x300>; + clocks = <&prcmu_clk PRCMU_ARMSS>; + clock-names = "cpu"; + clock-latency = <20000>; + #cooling-cells = <2>; + }; + CPU1: cpu at 301 { + device_type = "cpu"; + compatible = "arm,cortex-a9"; + reg = <0x301>; + }; + }; + + thermal-zones { + /* + * Thermal zone for the SoC, using the thermal sensor in the + * PRCMU for temperature and the cpufreq driver for passive + * cooling. + */ + cpu_thermal: cpu-thermal { + polling-delay-passive = <250>; + /* + * This sensor fires interrupts to update the thermal + * zone, so no polling is needed. + */ + polling-delay = <0>; + + thermal-sensors = <&thermal>; + + trips { + cpu_alert: cpu-alert { + temperature = <70000>; + hysteresis = <2000>; + type = "passive"; + }; + cpu-crit { + temperature = <85000>; + hysteresis = <0>; + type = "critical"; + }; + }; + + cooling-maps { + trip = <&cpu_alert>; + cooling-device = <&CPU0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>; + contribution = <100>; + }; + }; + }; + + soc { + #address-cells = <1>; + #size-cells = <1>; + compatible = "stericsson,db8500", "simple-bus"; + interrupt-parent = <&intc>; + ranges; + + ptm at 801ae000 { + compatible = "arm,coresight-etm3x", "arm,primecell"; + reg = <0x801ae000 0x1000>; + + clocks = <&prcmu_clk PRCMU_APETRACECLK>, <&prcmu_clk PRCMU_APEATCLK>; + clock-names = "apb_pclk", "atclk"; + cpu = <&CPU0>; + out-ports { + port { + ptm0_out_port: endpoint { + remote-endpoint = <&funnel_in_port0>; + }; + }; + }; + }; + + ptm at 801af000 { + compatible = "arm,coresight-etm3x", "arm,primecell"; + reg = <0x801af000 0x1000>; + + clocks = <&prcmu_clk PRCMU_APETRACECLK>, <&prcmu_clk PRCMU_APEATCLK>; + clock-names = "apb_pclk", "atclk"; + cpu = <&CPU1>; + out-ports { + port { + ptm1_out_port: endpoint { + remote-endpoint = <&funnel_in_port1>; + }; + }; + }; + }; + + funnel at 801a6000 { + compatible = "arm,coresight-dynamic-funnel", "arm,primecell"; + reg = <0x801a6000 0x1000>; + + clocks = <&prcmu_clk PRCMU_APETRACECLK>, <&prcmu_clk PRCMU_APEATCLK>; + clock-names = "apb_pclk", "atclk"; + out-ports { + port { + funnel_out_port: endpoint { + remote-endpoint = + <&replicator_in_port0>; + }; + }; + }; + + in-ports { + #address-cells = <1>; + #size-cells = <0>; + + port at 0 { + reg = <0>; + funnel_in_port0: endpoint { + remote-endpoint = <&ptm0_out_port>; + }; + }; + + port at 1 { + reg = <1>; + funnel_in_port1: endpoint { + remote-endpoint = <&ptm1_out_port>; + }; + }; + }; + }; + + replicator { + compatible = "arm,coresight-static-replicator"; + clocks = <&prcmu_clk PRCMU_APEATCLK>; + clock-names = "atclk"; + + out-ports { + #address-cells = <1>; + #size-cells = <0>; + + port at 0 { + reg = <0>; + replicator_out_port0: endpoint { + remote-endpoint = <&tpiu_in_port>; + }; + }; + port at 1 { + reg = <1>; + replicator_out_port1: endpoint { + remote-endpoint = <&etb_in_port>; + }; + }; + }; + + in-ports { + port { + replicator_in_port0: endpoint { + remote-endpoint = <&funnel_out_port>; + }; + }; + }; + }; + + tpiu at 80190000 { + compatible = "arm,coresight-tpiu", "arm,primecell"; + reg = <0x80190000 0x1000>; + + clocks = <&prcmu_clk PRCMU_APETRACECLK>, <&prcmu_clk PRCMU_APEATCLK>; + clock-names = "apb_pclk", "atclk"; + in-ports { + port { + tpiu_in_port: endpoint { + remote-endpoint = <&replicator_out_port0>; + }; + }; + }; + }; + + etb at 801a4000 { + compatible = "arm,coresight-etb10", "arm,primecell"; + reg = <0x801a4000 0x1000>; + + clocks = <&prcmu_clk PRCMU_APETRACECLK>, <&prcmu_clk PRCMU_APEATCLK>; + clock-names = "apb_pclk", "atclk"; + in-ports { + port { + etb_in_port: endpoint { + remote-endpoint = <&replicator_out_port1>; + }; + }; + }; + }; + + intc: interrupt-controller at a0411000 { + compatible = "arm,cortex-a9-gic"; + #interrupt-cells = <3>; + #address-cells = <1>; + interrupt-controller; + reg = <0xa0411000 0x1000>, + <0xa0410100 0x100>; + }; + + scu at a0410000 { + compatible = "arm,cortex-a9-scu"; + reg = <0xa0410000 0x100>; + }; + + /* + * The backup RAM is used for retention during sleep + * and various things like spin tables + */ + backupram at 80150000 { + compatible = "ste,dbx500-backupram"; + reg = <0x80150000 0x2000>; + }; + + L2: l2-cache { + compatible = "arm,pl310-cache"; + reg = <0xa0412000 0x1000>; + interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>; + cache-unified; + cache-level = <2>; + }; + + pmu { + compatible = "arm,cortex-a9-pmu"; + interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>; + }; + + pm_domains: pm_domains0 { + compatible = "stericsson,ux500-pm-domains"; + #power-domain-cells = <1>; + }; + + clocks { + compatible = "stericsson,u8500-clks"; + /* + * Registers for the CLKRST block on peripheral + * groups 1, 2, 3, 5, 6, + */ + reg = <0x8012f000 0x1000>, <0x8011f000 0x1000>, + <0x8000f000 0x1000>, <0xa03ff000 0x1000>, + <0xa03cf000 0x1000>; + + prcmu_clk: prcmu-clock { + #clock-cells = <1>; + }; + + prcc_pclk: prcc-periph-clock { + #clock-cells = <2>; + }; + + prcc_kclk: prcc-kernel-clock { + #clock-cells = <2>; + }; + + rtc_clk: rtc32k-clock { + #clock-cells = <0>; + }; + + smp_twd_clk: smp-twd-clock { + #clock-cells = <0>; + }; + }; + + mtu at a03c6000 { + /* Nomadik System Timer */ + compatible = "st,nomadik-mtu"; + reg = <0xa03c6000 0x1000>; + interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; + + clocks = <&prcmu_clk PRCMU_TIMCLK>, <&prcc_pclk 6 6>; + clock-names = "timclk", "apb_pclk"; + }; + + timer at a0410600 { + compatible = "arm,cortex-a9-twd-timer"; + reg = <0xa0410600 0x20>; + interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_HIGH)>; + + clocks = <&smp_twd_clk>; + }; + + watchdog at a0410620 { + compatible = "arm,cortex-a9-twd-wdt"; + reg = <0xa0410620 0x20>; + interrupts = <GIC_PPI 14 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_HIGH)>; + clocks = <&smp_twd_clk>; + }; + + rtc at 80154000 { + compatible = "arm,pl031", "arm,primecell"; + reg = <0x80154000 0x1000>; + interrupts = <GIC_SPI 18 IRQ_TYPE_LEVEL_HIGH>; + + clocks = <&rtc_clk>; + clock-names = "apb_pclk"; + }; + + gpio0: gpio at 8012e000 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8012e000 0x80>; + interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <0>; + gpio-ranges = <&pinctrl 0 0 32>; + clocks = <&prcc_pclk 1 9>; + }; + + gpio1: gpio at 8012e080 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8012e080 0x80>; + interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <1>; + gpio-ranges = <&pinctrl 0 32 5>; + clocks = <&prcc_pclk 1 9>; + }; + + gpio2: gpio at 8000e000 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8000e000 0x80>; + interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <2>; + gpio-ranges = <&pinctrl 0 64 32>; + clocks = <&prcc_pclk 3 8>; + }; + + gpio3: gpio at 8000e080 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8000e080 0x80>; + interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <3>; + gpio-ranges = <&pinctrl 0 96 2>; + clocks = <&prcc_pclk 3 8>; + }; + + gpio4: gpio at 8000e100 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8000e100 0x80>; + interrupts = <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <4>; + gpio-ranges = <&pinctrl 0 128 32>; + clocks = <&prcc_pclk 3 8>; + }; + + gpio5: gpio at 8000e180 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8000e180 0x80>; + interrupts = <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <5>; + gpio-ranges = <&pinctrl 0 160 12>; + clocks = <&prcc_pclk 3 8>; + }; + + gpio6: gpio at 8011e000 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8011e000 0x80>; + interrupts = <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <6>; + gpio-ranges = <&pinctrl 0 192 32>; + clocks = <&prcc_pclk 2 11>; + }; + + gpio7: gpio at 8011e080 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0x8011e080 0x80>; + interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <7>; + gpio-ranges = <&pinctrl 0 224 7>; + clocks = <&prcc_pclk 2 11>; + }; + + gpio8: gpio at a03fe000 { + compatible = "stericsson,db8500-gpio", + "st,nomadik-gpio"; + reg = <0xa03fe000 0x80>; + interrupts = <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>; + interrupt-controller; + #interrupt-cells = <2>; + st,supports-sleepmode; + gpio-controller; + #gpio-cells = <2>; + gpio-bank = <8>; + gpio-ranges = <&pinctrl 0 256 12>; + clocks = <&prcc_pclk 5 1>; + }; + + pinctrl: pinctrl { + compatible = "stericsson,db8500-pinctrl"; + nomadik-gpio-chips = <&gpio0>, <&gpio1>, <&gpio2>, <&gpio3>, + <&gpio4>, <&gpio5>, <&gpio6>, <&gpio7>, + <&gpio8>; + prcm = <&prcmu>; + }; + + usb_per5 at a03e0000 { + compatible = "stericsson,db8500-musb"; + reg = <0xa03e0000 0x10000>; + interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "mc"; + + dr_mode = "otg"; + + dmas = <&dma 38 0 0x2>, /* Logical - DevToMem */ + <&dma 38 0 0x0>, /* Logical - MemToDev */ + <&dma 37 0 0x2>, /* Logical - DevToMem */ + <&dma 37 0 0x0>, /* Logical - MemToDev */ + <&dma 36 0 0x2>, /* Logical - DevToMem */ + <&dma 36 0 0x0>, /* Logical - MemToDev */ + <&dma 19 0 0x2>, /* Logical - DevToMem */ + <&dma 19 0 0x0>, /* Logical - MemToDev */ + <&dma 18 0 0x2>, /* Logical - DevToMem */ + <&dma 18 0 0x0>, /* Logical - MemToDev */ + <&dma 17 0 0x2>, /* Logical - DevToMem */ + <&dma 17 0 0x0>, /* Logical - MemToDev */ + <&dma 16 0 0x2>, /* Logical - DevToMem */ + <&dma 16 0 0x0>, /* Logical - MemToDev */ + <&dma 39 0 0x2>, /* Logical - DevToMem */ + <&dma 39 0 0x0>; /* Logical - MemToDev */ + + dma-names = "iep_1_9", "oep_1_9", + "iep_2_10", "oep_2_10", + "iep_3_11", "oep_3_11", + "iep_4_12", "oep_4_12", + "iep_5_13", "oep_5_13", + "iep_6_14", "oep_6_14", + "iep_7_15", "oep_7_15", + "iep_8", "oep_8"; + + clocks = <&prcc_pclk 5 0>; + }; + + dma: dma-controller at 801C0000 { + compatible = "stericsson,db8500-dma40", "stericsson,dma40"; + reg = <0x801C0000 0x1000 0x40010000 0x800>; + reg-names = "base", "lcpa"; + interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>; + + #dma-cells = <3>; + memcpy-channels = <56 57 58 59 60>; + + clocks = <&prcmu_clk PRCMU_DMACLK>; + }; + + prcmu: prcmu at 80157000 { + compatible = "stericsson,db8500-prcmu", "syscon"; + reg = <0x80157000 0x2000>, <0x801b0000 0x8000>, <0x801b8000 0x1000>; + reg-names = "prcmu", "prcmu-tcpm", "prcmu-tcdm"; + interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <1>; + interrupt-controller; + #interrupt-cells = <2>; + ranges; + + prcmu-timer-4 at 80157450 { + compatible = "stericsson,db8500-prcmu-timer-4"; + reg = <0x80157450 0xC>; + }; + + thermal: thermal at 801573c0 { + compatible = "stericsson,db8500-thermal"; + reg = <0x801573c0 0x40>; + interrupt-parent = <&prcmu>; + interrupts = <21 IRQ_TYPE_LEVEL_HIGH>, + <22 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "IRQ_HOTMON_LOW", "IRQ_HOTMON_HIGH"; + #thermal-sensor-cells = <0>; + }; + + db8500-prcmu-regulators { + compatible = "stericsson,db8500-prcmu-regulator"; + + // DB8500_REGULATOR_VAPE + db8500_vape_reg: db8500_vape { + regulator-always-on; + }; + + // DB8500_REGULATOR_VARM + db8500_varm_reg: db8500_varm { + }; + + // DB8500_REGULATOR_VMODEM + db8500_vmodem_reg: db8500_vmodem { + }; + + // DB8500_REGULATOR_VPLL + db8500_vpll_reg: db8500_vpll { + }; + + // DB8500_REGULATOR_VSMPS1 + db8500_vsmps1_reg: db8500_vsmps1 { + }; + + // DB8500_REGULATOR_VSMPS2 + db8500_vsmps2_reg: db8500_vsmps2 { + }; + + // DB8500_REGULATOR_VSMPS3 + db8500_vsmps3_reg: db8500_vsmps3 { + }; + + // DB8500_REGULATOR_VRF1 + db8500_vrf1_reg: db8500_vrf1 { + }; + + // DB8500_REGULATOR_SWITCH_SVAMMDSP + db8500_sva_mmdsp_reg: db8500_sva_mmdsp { + }; + + // DB8500_REGULATOR_SWITCH_SVAMMDSPRET + db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret { + }; + + // DB8500_REGULATOR_SWITCH_SVAPIPE + db8500_sva_pipe_reg: db8500_sva_pipe { + }; + + // DB8500_REGULATOR_SWITCH_SIAMMDSP + db8500_sia_mmdsp_reg: db8500_sia_mmdsp { + }; + + // DB8500_REGULATOR_SWITCH_SIAMMDSPRET + db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret { + }; + + // DB8500_REGULATOR_SWITCH_SIAPIPE + db8500_sia_pipe_reg: db8500_sia_pipe { + }; + + // DB8500_REGULATOR_SWITCH_SGA + db8500_sga_reg: db8500_sga { + vin-supply = <&db8500_vape_reg>; + }; + + // DB8500_REGULATOR_SWITCH_B2R2_MCDE + db8500_b2r2_mcde_reg: db8500_b2r2_mcde { + vin-supply = <&db8500_vape_reg>; + }; + + // DB8500_REGULATOR_SWITCH_ESRAM12 + db8500_esram12_reg: db8500_esram12 { + }; + + // DB8500_REGULATOR_SWITCH_ESRAM12RET + db8500_esram12_ret_reg: db8500_esram12_ret { + }; + + // DB8500_REGULATOR_SWITCH_ESRAM34 + db8500_esram34_reg: db8500_esram34 { + }; + + // DB8500_REGULATOR_SWITCH_ESRAM34RET + db8500_esram34_ret_reg: db8500_esram34_ret { + }; + }; + }; + + i2c0: i2c at 80004000 { + compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell"; + reg = <0x80004000 0x1000>; + interrupts = <GIC_SPI 21 IRQ_TYPE_LEVEL_HIGH>; + + #address-cells = <1>; + #size-cells = <0>; + v-i2c-supply = <&db8500_vape_reg>; + + clock-frequency = <400000>; + clocks = <&prcc_kclk 3 3>, <&prcc_pclk 3 3>; + clock-names = "i2cclk", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + i2c1: i2c at 80122000 { + compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell"; + reg = <0x80122000 0x1000>; + interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>; + + #address-cells = <1>; + #size-cells = <0>; + v-i2c-supply = <&db8500_vape_reg>; + + clock-frequency = <400000>; + + clocks = <&prcc_kclk 1 2>, <&prcc_pclk 1 2>; + clock-names = "i2cclk", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + i2c2: i2c at 80128000 { + compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell"; + reg = <0x80128000 0x1000>; + interrupts = <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>; + + #address-cells = <1>; + #size-cells = <0>; + v-i2c-supply = <&db8500_vape_reg>; + + clock-frequency = <400000>; + + clocks = <&prcc_kclk 1 6>, <&prcc_pclk 1 6>; + clock-names = "i2cclk", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + i2c3: i2c at 80110000 { + compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell"; + reg = <0x80110000 0x1000>; + interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>; + + #address-cells = <1>; + #size-cells = <0>; + v-i2c-supply = <&db8500_vape_reg>; + + clock-frequency = <400000>; + + clocks = <&prcc_kclk 2 0>, <&prcc_pclk 2 0>; + clock-names = "i2cclk", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + i2c4: i2c at 8012a000 { + compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell"; + reg = <0x8012a000 0x1000>; + interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>; + + #address-cells = <1>; + #size-cells = <0>; + v-i2c-supply = <&db8500_vape_reg>; + + clock-frequency = <400000>; + + clocks = <&prcc_kclk 1 9>, <&prcc_pclk 1 10>; + clock-names = "i2cclk", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + ssp0: spi at 80002000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x80002000 0x1000>; + interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&prcc_kclk 3 1>, <&prcc_pclk 3 1>; + clock-names = "SSPCLK", "apb_pclk"; + dmas = <&dma 8 0 0x2>, /* Logical - DevToMem */ + <&dma 8 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + ssp1: spi at 80003000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x80003000 0x1000>; + interrupts = <GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + clocks = <&prcc_kclk 3 2>, <&prcc_pclk 3 2>; + clock-names = "SSPCLK", "apb_pclk"; + dmas = <&dma 9 0 0x2>, /* Logical - DevToMem */ + <&dma 9 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + spi0: spi at 8011a000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x8011a000 0x1000>; + interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + /* Same clock wired to kernel and pclk */ + clocks = <&prcc_pclk 2 8>, <&prcc_pclk 2 8>; + clock-names = "SSPCLK", "apb_pclk"; + dmas = <&dma 0 0 0x2>, /* Logical - DevToMem */ + <&dma 0 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + spi1: spi at 80112000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x80112000 0x1000>; + interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + /* Same clock wired to kernel and pclk */ + clocks = <&prcc_pclk 2 2>, <&prcc_pclk 2 2>; + clock-names = "SSPCLK", "apb_pclk"; + dmas = <&dma 35 0 0x2>, /* Logical - DevToMem */ + <&dma 35 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + spi2: spi at 80111000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x80111000 0x1000>; + interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + /* Same clock wired to kernel and pclk */ + clocks = <&prcc_pclk 2 1>, <&prcc_pclk 2 1>; + clock-names = "SSPCLK", "apb_pclk"; + dmas = <&dma 33 0 0x2>, /* Logical - DevToMem */ + <&dma 33 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + spi3: spi at 80129000 { + compatible = "arm,pl022", "arm,primecell"; + reg = <0x80129000 0x1000>; + interrupts = <GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>; + #address-cells = <1>; + #size-cells = <0>; + /* Same clock wired to kernel and pclk */ + clocks = <&prcc_pclk 1 7>, <&prcc_pclk 1 7>; + clock-names = "SSPCLK", "apb_pclk"; + dmas = <&dma 40 0 0x2>, /* Logical - DevToMem */ + <&dma 40 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + serial0: uart at 80120000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x80120000 0x1000>; + interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 13 0 0x2>, /* Logical - DevToMem */ + <&dma 13 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 1 0>, <&prcc_pclk 1 0>; + clock-names = "uart", "apb_pclk"; + + status = "disabled"; + }; + + serial1: uart at 80121000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x80121000 0x1000>; + interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 12 0 0x2>, /* Logical - DevToMem */ + <&dma 12 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 1 1>, <&prcc_pclk 1 1>; + clock-names = "uart", "apb_pclk"; + + status = "disabled"; + }; + + serial2: uart at 80007000 { + compatible = "arm,pl011", "arm,primecell"; + reg = <0x80007000 0x1000>; + interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 11 0 0x2>, /* Logical - DevToMem */ + <&dma 11 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 3 6>, <&prcc_pclk 3 6>; + clock-names = "uart", "apb_pclk"; + + status = "disabled"; + }; + + sdi0_per1 at 80126000 { + compatible = "arm,pl18x", "arm,primecell"; + reg = <0x80126000 0x1000>; + interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 29 0 0x2>, /* Logical - DevToMem */ + <&dma 29 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 1 5>, <&prcc_pclk 1 5>; + clock-names = "sdi", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + sdi1_per2 at 80118000 { + compatible = "arm,pl18x", "arm,primecell"; + reg = <0x80118000 0x1000>; + interrupts = <GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 32 0 0x2>, /* Logical - DevToMem */ + <&dma 32 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 2 4>, <&prcc_pclk 2 6>; + clock-names = "sdi", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + sdi2_per3 at 80005000 { + compatible = "arm,pl18x", "arm,primecell"; + reg = <0x80005000 0x1000>; + interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 28 0 0x2>, /* Logical - DevToMem */ + <&dma 28 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 3 4>, <&prcc_pclk 3 4>; + clock-names = "sdi", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + sdi3_per2 at 80119000 { + compatible = "arm,pl18x", "arm,primecell"; + reg = <0x80119000 0x1000>; + interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 41 0 0x2>, /* Logical - DevToMem */ + <&dma 41 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 2 5>, <&prcc_pclk 2 7>; + clock-names = "sdi", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + sdi4_per2 at 80114000 { + compatible = "arm,pl18x", "arm,primecell"; + reg = <0x80114000 0x1000>; + interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 42 0 0x2>, /* Logical - DevToMem */ + <&dma 42 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 2 2>, <&prcc_pclk 2 4>; + clock-names = "sdi", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + sdi5_per3 at 80008000 { + compatible = "arm,pl18x", "arm,primecell"; + reg = <0x80008000 0x1000>; + interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>; + + dmas = <&dma 43 0 0x2>, /* Logical - DevToMem */ + <&dma 43 0 0x0>; /* Logical - MemToDev */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 3 7>, <&prcc_pclk 3 7>; + clock-names = "sdi", "apb_pclk"; + power-domains = <&pm_domains DOMAIN_VAPE>; + + status = "disabled"; + }; + + sound { + compatible = "stericsson,snd-soc-mop500"; + stericsson,cpu-dai = <&msp1 &msp3>; + }; + + msp0: msp at 80123000 { + compatible = "stericsson,ux500-msp-i2s"; + reg = <0x80123000 0x1000>; + interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>; + v-ape-supply = <&db8500_vape_reg>; + + dmas = <&dma 31 0 0x12>, /* Logical - DevToMem - HighPrio */ + <&dma 31 0 0x10>; /* Logical - MemToDev - HighPrio */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 1 3>, <&prcc_pclk 1 3>; + clock-names = "msp", "apb_pclk"; + + status = "disabled"; + }; + + msp1: msp at 80124000 { + compatible = "stericsson,ux500-msp-i2s"; + reg = <0x80124000 0x1000>; + interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>; + v-ape-supply = <&db8500_vape_reg>; + + /* This DMA channel only exist on DB8500 v1 */ + dmas = <&dma 30 0 0x10>; /* Logical - MemToDev - HighPrio */ + dma-names = "tx"; + + clocks = <&prcc_kclk 1 4>, <&prcc_pclk 1 4>; + clock-names = "msp", "apb_pclk"; + + status = "disabled"; + }; + + // HDMI sound + msp2: msp at 80117000 { + compatible = "stericsson,ux500-msp-i2s"; + reg = <0x80117000 0x1000>; + interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>; + v-ape-supply = <&db8500_vape_reg>; + + dmas = <&dma 14 0 0x12>, /* Logical - DevToMem - HighPrio */ + <&dma 14 1 0x19>; /* Physical Chan 1 - MemToDev + HighPrio - Fixed */ + dma-names = "rx", "tx"; + + clocks = <&prcc_kclk 2 3>, <&prcc_pclk 2 5>; + clock-names = "msp", "apb_pclk"; + + status = "disabled"; + }; + + msp3: msp at 80125000 { + compatible = "stericsson,ux500-msp-i2s"; + reg = <0x80125000 0x1000>; + interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>; + v-ape-supply = <&db8500_vape_reg>; + + /* This DMA channel only exist on DB8500 v2 */ + dmas = <&dma 30 0 0x12>; /* Logical - DevToMem - HighPrio */ + dma-names = "rx"; + + clocks = <&prcc_kclk 1 10>, <&prcc_pclk 1 11>; + clock-names = "msp", "apb_pclk"; + + status = "disabled"; + }; + + external-bus at 50000000 { + compatible = "simple-bus"; + reg = <0x50000000 0x4000000>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0 0x50000000 0x4000000>; + status = "disabled"; + }; + + gpu at a0300000 { + /* + * This block is referred to as "Smart Graphics Adapter SGA500" + * in documentation but is in practice a pretty straight-forward + * MALI-400 GPU block. + */ + compatible = "stericsson,db8500-mali", "arm,mali-400"; + reg = <0xa0300000 0x10000>; + interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "gp", + "gpmmu", + "pp0", + "ppmmu0", + "combined"; + clocks = <&prcmu_clk PRCMU_ACLK>, <&prcmu_clk PRCMU_SGACLK>; + clock-names = "bus", "core"; + mali-supply = <&db8500_sga_reg>; + power-domains = <&pm_domains DOMAIN_VAPE>; + }; + + mcde at a0350000 { + compatible = "ste,mcde"; + reg = <0xa0350000 0x1000>; + interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>; + epod-supply = <&db8500_b2r2_mcde_reg>; + clocks = <&prcmu_clk PRCMU_MCDECLK>, /* Main MCDE clock */ + <&prcmu_clk PRCMU_LCDCLK>, /* LCD clock */ + <&prcmu_clk PRCMU_PLLDSI>; /* HDMI clock */ + clock-names = "mcde", "lcd", "hdmi"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + status = "disabled"; + + dsi0: dsi at a0351000 { + compatible = "ste,mcde-dsi"; + reg = <0xa0351000 0x1000>; + clocks = <&prcmu_clk PRCMU_DSI0CLK>, <&prcmu_clk PRCMU_DSI0ESCCLK>; + clock-names = "hs", "lp"; + #address-cells = <1>; + #size-cells = <0>; + }; + dsi1: dsi at a0352000 { + compatible = "ste,mcde-dsi"; + reg = <0xa0352000 0x1000>; + clocks = <&prcmu_clk PRCMU_DSI1CLK>, <&prcmu_clk PRCMU_DSI1ESCCLK>; + clock-names = "hs", "lp"; + #address-cells = <1>; + #size-cells = <0>; + }; + dsi2: dsi at a0353000 { + compatible = "ste,mcde-dsi"; + reg = <0xa0353000 0x1000>; + /* This DSI port only has the Low Power / Energy Save clock */ + clocks = <&prcmu_clk PRCMU_DSI2ESCCLK>; + clock-names = "lp"; + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + cryp at a03cb000 { + compatible = "stericsson,ux500-cryp"; + reg = <0xa03cb000 0x1000>; + interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>; + + v-ape-supply = <&db8500_vape_reg>; + clocks = <&prcc_pclk 6 1>; + }; + + hash at a03c2000 { + compatible = "stericsson,ux500-hash"; + reg = <0xa03c2000 0x1000>; + + v-ape-supply = <&db8500_vape_reg>; + clocks = <&prcc_pclk 6 2>; + }; + }; +}; diff --git a/include/dt-bindings/arm/ux500_pm_domains.h b/include/dt-bindings/arm/ux500_pm_domains.h new file mode 100644 index 0000000000..9bd764f0c9 --- /dev/null +++ b/include/dt-bindings/arm/ux500_pm_domains.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (C) 2014 Linaro Ltd. + * + * Author: Ulf Hansson <ulf.hansson@linaro.org> + */ +#ifndef _DT_BINDINGS_ARM_UX500_PM_DOMAINS_H +#define _DT_BINDINGS_ARM_UX500_PM_DOMAINS_H + +#define DOMAIN_VAPE 0 + +/* Number of PM domains. */ +#define NR_DOMAINS (DOMAIN_VAPE + 1) + +#endif diff --git a/include/dt-bindings/clock/ste-ab8500.h b/include/dt-bindings/clock/ste-ab8500.h new file mode 100644 index 0000000000..fb42dd0cab --- /dev/null +++ b/include/dt-bindings/clock/ste-ab8500.h @@ -0,0 +1,12 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +#ifndef __STE_CLK_AB8500_H__ +#define __STE_CLK_AB8500_H__ + +#define AB8500_SYSCLK_BUF2 0 +#define AB8500_SYSCLK_BUF3 1 +#define AB8500_SYSCLK_BUF4 2 +#define AB8500_SYSCLK_ULP 3 +#define AB8500_SYSCLK_INT 4 +#define AB8500_SYSCLK_AUDIO 5 + +#endif diff --git a/include/dt-bindings/mfd/dbx500-prcmu.h b/include/dt-bindings/mfd/dbx500-prcmu.h new file mode 100644 index 0000000000..0404bcc47d --- /dev/null +++ b/include/dt-bindings/mfd/dbx500-prcmu.h @@ -0,0 +1,84 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* + * This header provides constants for the PRCMU bindings. + * + */ + +#ifndef _DT_BINDINGS_MFD_PRCMU_H +#define _DT_BINDINGS_MFD_PRCMU_H + +/* + * Clock identifiers. + */ +#define ARMCLK 0 +#define PRCMU_ACLK 1 +#define PRCMU_SVAMMCSPCLK 2 +#define PRCMU_SDMMCHCLK 2 /* DBx540 only. */ +#define PRCMU_SIACLK 3 +#define PRCMU_SIAMMDSPCLK 3 /* DBx540 only. */ +#define PRCMU_SGACLK 4 +#define PRCMU_UARTCLK 5 +#define PRCMU_MSP02CLK 6 +#define PRCMU_MSP1CLK 7 +#define PRCMU_I2CCLK 8 +#define PRCMU_SDMMCCLK 9 +#define PRCMU_SLIMCLK 10 +#define PRCMU_CAMCLK 10 /* DBx540 only. */ +#define PRCMU_PER1CLK 11 +#define PRCMU_PER2CLK 12 +#define PRCMU_PER3CLK 13 +#define PRCMU_PER5CLK 14 +#define PRCMU_PER6CLK 15 +#define PRCMU_PER7CLK 16 +#define PRCMU_LCDCLK 17 +#define PRCMU_BMLCLK 18 +#define PRCMU_HSITXCLK 19 +#define PRCMU_HSIRXCLK 20 +#define PRCMU_HDMICLK 21 +#define PRCMU_APEATCLK 22 +#define PRCMU_APETRACECLK 23 +#define PRCMU_MCDECLK 24 +#define PRCMU_IPI2CCLK 25 +#define PRCMU_DSIALTCLK 26 +#define PRCMU_DMACLK 27 +#define PRCMU_B2R2CLK 28 +#define PRCMU_TVCLK 29 +#define SPARE_UNIPROCLK 30 +#define PRCMU_SSPCLK 31 +#define PRCMU_RNGCLK 32 +#define PRCMU_UICCCLK 33 +#define PRCMU_G1CLK 34 /* DBx540 only. */ +#define PRCMU_HVACLK 35 /* DBx540 only. */ +#define PRCMU_SPARE1CLK 36 +#define PRCMU_SPARE2CLK 37 + +#define PRCMU_NUM_REG_CLOCKS 38 + +#define PRCMU_RTCCLK PRCMU_NUM_REG_CLOCKS +#define PRCMU_SYSCLK 39 +#define PRCMU_CDCLK 40 +#define PRCMU_TIMCLK 41 +#define PRCMU_PLLSOC0 42 +#define PRCMU_PLLSOC1 43 +#define PRCMU_ARMSS 44 +#define PRCMU_PLLDDR 45 + +/* DSI Clocks */ +#define PRCMU_PLLDSI 46 +#define PRCMU_DSI0CLK 47 +#define PRCMU_DSI1CLK 48 +#define PRCMU_DSI0ESCCLK 49 +#define PRCMU_DSI1ESCCLK 50 +#define PRCMU_DSI2ESCCLK 51 + +/* LCD DSI PLL - Ux540 only */ +#define PRCMU_PLLDSI_LCD 52 +#define PRCMU_DSI0CLK_LCD 53 +#define PRCMU_DSI1CLK_LCD 54 +#define PRCMU_DSI0ESCCLK_LCD 55 +#define PRCMU_DSI1ESCCLK_LCD 56 +#define PRCMU_DSI2ESCCLK_LCD 57 + +#define PRCMU_NUM_CLKS 58 + +#endif -- 2.24.1 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 2020-01-04 17:45 ` [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 Stephan Gerhold @ 2020-01-06 1:48 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Linus Walleij @ 2020-01-06 1:48 UTC (permalink / raw) To: u-boot On Sat, Jan 4, 2020 at 6:48 PM Stephan Gerhold <stephan@gerhold.net> wrote: > from https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson.git/ > tag "ux500-armsoc-v5.6-2" > commit 224bf0fe7292 ("ARM: dts: ux500: samsung-golden: Add Bluetooth") > > (queued for merge in Linux 5.6) > > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Yours, Linus Walleij ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 2020-01-04 17:45 ` [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 Stephan Gerhold 2020-01-06 1:48 ` Linus Walleij @ 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Tom Rini @ 2020-01-23 21:58 UTC (permalink / raw) To: u-boot On Sat, Jan 04, 2020 at 06:45:16PM +0100, Stephan Gerhold wrote: > from https://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-stericsson.git/ > tag "ux500-armsoc-v5.6-2" > commit 224bf0fe7292 ("ARM: dts: ux500: samsung-golden: Add Bluetooth") > > (queued for merge in Linux 5.6) > > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> > Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Applied to u-boot/master, thanks! -- Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 833 bytes Desc: not available URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200123/40630260/attachment.sig> ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold 2020-01-04 17:45 ` [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) Stephan Gerhold 2020-01-04 17:45 ` [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 Stephan Gerhold @ 2020-01-04 17:45 ` Stephan Gerhold 2020-01-06 1:49 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 Stephan Gerhold ` (2 subsequent siblings) 5 siblings, 2 replies; 19+ messages in thread From: Stephan Gerhold @ 2020-01-04 17:45 UTC (permalink / raw) To: u-boot The NovaThor U8500 SoC was released by ST-Ericsson in 2011. It was used for some development boards like the CALAO Systems Snowball SBC, but mass production was primarily for Android smartphones like the Samsung Galaxy S III mini. Previous support for U8500 was removed in commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch") since none of the boards were converted to generic boards before the deadline. The new code does not have much in common with the previous code. I have completely rewritten everything, embracing the Driver Model and device trees wherever possible. The U8500 support is a bit more minimal for now - my primary use case is to use U-Boot as alternative bootloader for some of the U8500 Samsung smartphones. At the moment U-Boot is chain-loaded from the original Samsung bootloader. A side effect of this is that we can (temporarily) get away without implementing some functionality - e.g. all clocks are already enabled by the original bootloader. More functionality will be added in future patches. Cc: Mathieu Poirier <mathieu.poirier@linaro.org> Cc: John Rigby <john.rigby@linaro.org> Signed-off-by: Stephan Gerhold <stephan@gerhold.net> --- arch/arm/Kconfig | 20 ++++++++++++++++ arch/arm/Makefile | 1 + arch/arm/dts/ste-dbx5x0-u-boot.dtsi | 29 ++++++++++++++++++++++ arch/arm/include/asm/gpio.h | 2 +- arch/arm/mach-u8500/Kconfig | 6 +++++ arch/arm/mach-u8500/Makefile | 4 ++++ arch/arm/mach-u8500/cache.c | 37 +++++++++++++++++++++++++++++ arch/arm/mach-u8500/cpuinfo.c | 25 +++++++++++++++++++ 8 files changed, 123 insertions(+), 1 deletion(-) create mode 100644 arch/arm/dts/ste-dbx5x0-u-boot.dtsi create mode 100644 arch/arm/mach-u8500/Kconfig create mode 100644 arch/arm/mach-u8500/Makefile create mode 100644 arch/arm/mach-u8500/cache.c create mode 100644 arch/arm/mach-u8500/cpuinfo.c diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index 36c9c2fecd..e4824832e3 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -988,6 +988,24 @@ config ARCH_SUNXI imply SPL_SERIAL_SUPPORT imply USB_GADGET +config ARCH_U8500 + bool "ST-Ericsson U8500 Series" + select CPU_V7A + select DM + select DM_GPIO + select DM_MMC if MMC + select DM_SERIAL + select DM_USB if USB + select OF_CONTROL + select SYSRESET + select TIMER + imply ARM_PL180_MMCI + imply DM_RTC + imply NOMADIK_MTU_TIMER + imply PL01X_SERIAL + imply RTC_PL031 + imply SYSRESET_SYSCON + config ARCH_VERSAL bool "Support Xilinx Versal Platform" select ARM64 @@ -1756,6 +1774,8 @@ source "arch/arm/mach-sunxi/Kconfig" source "arch/arm/mach-tegra/Kconfig" +source "arch/arm/mach-u8500/Kconfig" + source "arch/arm/mach-uniphier/Kconfig" source "arch/arm/cpu/armv7/vf610/Kconfig" diff --git a/arch/arm/Makefile b/arch/arm/Makefile index 856f2d8608..ae40f39db7 100644 --- a/arch/arm/Makefile +++ b/arch/arm/Makefile @@ -79,6 +79,7 @@ machine-$(CONFIG_ARCH_ROCKCHIP) += rockchip machine-$(CONFIG_STM32) += stm32 machine-$(CONFIG_ARCH_STM32MP) += stm32mp machine-$(CONFIG_TEGRA) += tegra +machine-$(CONFIG_ARCH_U8500) += u8500 machine-$(CONFIG_ARCH_UNIPHIER) += uniphier machine-$(CONFIG_ARCH_ZYNQ) += zynq machine-$(CONFIG_ARCH_ZYNQMP) += zynqmp diff --git a/arch/arm/dts/ste-dbx5x0-u-boot.dtsi b/arch/arm/dts/ste-dbx5x0-u-boot.dtsi new file mode 100644 index 0000000000..4a99ee5a92 --- /dev/null +++ b/arch/arm/dts/ste-dbx5x0-u-boot.dtsi @@ -0,0 +1,29 @@ +// SPDX-License-Identifier: GPL-2.0-or-later + +#include "skeleton.dtsi" +#include "ste-dbx5x0.dtsi" + +/ { + soc { + /* FIXME: Remove this when clk driver is implemented */ + mtu at a03c6000 { + clock-frequency = <133000000>; + }; + uart at 80120000 { + clock = <38400000>; + }; + uart at 80121000 { + clock = <38400000>; + }; + uart at 80007000 { + clock = <38400000>; + }; + }; + + reboot { + compatible = "syscon-reboot"; + regmap = <&prcmu>; + offset = <0x228>; /* PRCM_APE_SOFTRST */ + mask = <0x1>; + }; +}; diff --git a/arch/arm/include/asm/gpio.h b/arch/arm/include/asm/gpio.h index 6ff5f42424..7203ccbaeb 100644 --- a/arch/arm/include/asm/gpio.h +++ b/arch/arm/include/asm/gpio.h @@ -3,7 +3,7 @@ !defined(CONFIG_ARCH_BCM63158) && !defined(CONFIG_ARCH_ROCKCHIP) && \ !defined(CONFIG_ARCH_LX2160A) && !defined(CONFIG_ARCH_LS1028A) && \ !defined(CONFIG_ARCH_LS2080A) && !defined(CONFIG_ARCH_LS1088A) && \ - !defined(CONFIG_ARCH_ASPEED) + !defined(CONFIG_ARCH_ASPEED) && !defined(CONFIG_ARCH_U8500) #include <asm/arch/gpio.h> #endif #include <asm-generic/gpio.h> diff --git a/arch/arm/mach-u8500/Kconfig b/arch/arm/mach-u8500/Kconfig new file mode 100644 index 0000000000..3bc76295cb --- /dev/null +++ b/arch/arm/mach-u8500/Kconfig @@ -0,0 +1,6 @@ +if ARCH_U8500 + +config SYS_SOC + default "u8500" + +endif diff --git a/arch/arm/mach-u8500/Makefile b/arch/arm/mach-u8500/Makefile new file mode 100644 index 0000000000..0a53cbd9ac --- /dev/null +++ b/arch/arm/mach-u8500/Makefile @@ -0,0 +1,4 @@ +# SPDX-License-Identifier: GPL-2.0-or-later + +obj-y += cache.o +obj-$(CONFIG_DISPLAY_CPUINFO) += cpuinfo.o diff --git a/arch/arm/mach-u8500/cache.c b/arch/arm/mach-u8500/cache.c new file mode 100644 index 0000000000..3d96d09f31 --- /dev/null +++ b/arch/arm/mach-u8500/cache.c @@ -0,0 +1,37 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (C) 2019 Stephan Gerhold <stephan@gerhold.net> + */ + +#include <common.h> +#include <cpu_func.h> +#include <asm/armv7.h> +#include <asm/pl310.h> + +#define PL310_WAY_MASK 0xff + +#if !CONFIG_IS_ENABLED(SYS_DCACHE_OFF) +void enable_caches(void) +{ + /* Enable D-cache. I-cache is already enabled in start.S */ + dcache_enable(); +} +#endif + +#ifdef CONFIG_SYS_L2_PL310 +void v7_outer_cache_disable(void) +{ + struct pl310_regs *const pl310 = (struct pl310_regs *)CONFIG_SYS_PL310_BASE; + + /* + * Linux expects the L2 cache to be turned off by the bootloader. + * Otherwise, it fails very early (shortly after decompressing the kernel). + * + * On U8500, the L2 cache can be only turned on/off from the secure world. + * Instead, prevent usage of the L2 cache by locking all ways. + * The kernel needs to unlock them to make the L2 cache work again. + */ + writel(PL310_WAY_MASK, &pl310->pl310_lockdown_dbase); + writel(PL310_WAY_MASK, &pl310->pl310_lockdown_ibase); +} +#endif diff --git a/arch/arm/mach-u8500/cpuinfo.c b/arch/arm/mach-u8500/cpuinfo.c new file mode 100644 index 0000000000..20f5ff3398 --- /dev/null +++ b/arch/arm/mach-u8500/cpuinfo.c @@ -0,0 +1,25 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (C) 2019 Stephan Gerhold <stephan@gerhold.net> + */ + +#include <common.h> +#include <asm/io.h> + +#define U8500_BOOTROM_BASE 0x90000000 +#define U8500_ASIC_ID_LOC_V2 (U8500_BOOTROM_BASE + 0x1DBF4) + +int print_cpuinfo(void) +{ + /* Convert ASIC ID to display string, e.g. 0x8520A0 => DB8520 V1.0 */ + u32 asicid = readl(U8500_ASIC_ID_LOC_V2); + u32 cpu = (asicid >> 8) & 0xffff; + u32 rev = asicid & 0xff; + + /* 0xA0 => 0x10 (V1.0) */ + if (rev >= 0xa0) + rev -= 0x90; + + printf("CPU: ST-Ericsson DB%x V%d.%d\n", cpu, rev >> 4, rev & 0xf); + return 0; +} -- 2.24.1 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC 2020-01-04 17:45 ` [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC Stephan Gerhold @ 2020-01-06 1:49 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Linus Walleij @ 2020-01-06 1:49 UTC (permalink / raw) To: u-boot On Sat, Jan 4, 2020 at 6:48 PM Stephan Gerhold <stephan@gerhold.net> wrote: > The NovaThor U8500 SoC was released by ST-Ericsson in 2011. > It was used for some development boards like the CALAO Systems > Snowball SBC, but mass production was primarily for Android > smartphones like the Samsung Galaxy S III mini. > > Previous support for U8500 was removed in > commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch") > since none of the boards were converted to generic boards > before the deadline. > > The new code does not have much in common with the previous code. > I have completely rewritten everything, embracing the Driver Model > and device trees wherever possible. > > The U8500 support is a bit more minimal for now - my primary > use case is to use U-Boot as alternative bootloader for some of the > U8500 Samsung smartphones. At the moment U-Boot is chain-loaded from > the original Samsung bootloader. A side effect of this is that we > can (temporarily) get away without implementing some functionality > - e.g. all clocks are already enabled by the original bootloader. > > More functionality will be added in future patches. > > Cc: Mathieu Poirier <mathieu.poirier@linaro.org> > Cc: John Rigby <john.rigby@linaro.org> > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Yours, Linus Walleij ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC 2020-01-04 17:45 ` [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC Stephan Gerhold 2020-01-06 1:49 ` Linus Walleij @ 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Tom Rini @ 2020-01-23 21:58 UTC (permalink / raw) To: u-boot On Sat, Jan 04, 2020 at 06:45:17PM +0100, Stephan Gerhold wrote: > The NovaThor U8500 SoC was released by ST-Ericsson in 2011. > It was used for some development boards like the CALAO Systems > Snowball SBC, but mass production was primarily for Android > smartphones like the Samsung Galaxy S III mini. > > Previous support for U8500 was removed in > commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch") > since none of the boards were converted to generic boards > before the deadline. > > The new code does not have much in common with the previous code. > I have completely rewritten everything, embracing the Driver Model > and device trees wherever possible. > > The U8500 support is a bit more minimal for now - my primary > use case is to use U-Boot as alternative bootloader for some of the > U8500 Samsung smartphones. At the moment U-Boot is chain-loaded from > the original Samsung bootloader. A side effect of this is that we > can (temporarily) get away without implementing some functionality > - e.g. all clocks are already enabled by the original bootloader. > > More functionality will be added in future patches. > > Cc: Mathieu Poirier <mathieu.poirier@linaro.org> > Cc: John Rigby <john.rigby@linaro.org> > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> > Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Applied to u-boot/master, thanks! -- Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 833 bytes Desc: not available URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200123/23c2f71b/attachment.sig> ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold ` (2 preceding siblings ...) 2020-01-04 17:45 ` [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC Stephan Gerhold @ 2020-01-04 17:45 ` Stephan Gerhold 2020-01-06 1:50 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 Stephan Gerhold 2020-01-22 16:47 ` [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold 5 siblings, 2 replies; 19+ messages in thread From: Stephan Gerhold @ 2020-01-04 17:45 UTC (permalink / raw) To: u-boot Add myself as maintainer for ST-Ericsson U8500 SoC to MAINTAINERS. Linus Walleij usually reviews all Ux500 related patches, so add him as a reviewer. Cc: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Stephan Gerhold <stephan@gerhold.net> --- MAINTAINERS | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/MAINTAINERS b/MAINTAINERS index 438fb225ab..81b3bd2b7b 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -403,6 +403,14 @@ F: arch/arm/mach-keystone/ F: arch/arm/include/asm/arch-omap*/ F: arch/arm/include/asm/ti-common/ +ARM U8500 +M: Stephan Gerhold <stephan@gerhold.net> +R: Linus Walleij <linus.walleij@linaro.org> +S: Maintained +F: arch/arm/dts/ste-* +F: arch/arm/mach-u8500/ +F: drivers/timer/nomadik-mtu-timer.c + ARM UNIPHIER M: Masahiro Yamada <yamada.masahiro@socionext.com> S: Maintained -- 2.24.1 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 2020-01-04 17:45 ` [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 Stephan Gerhold @ 2020-01-06 1:50 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Linus Walleij @ 2020-01-06 1:50 UTC (permalink / raw) To: u-boot On Sat, Jan 4, 2020 at 6:48 PM Stephan Gerhold <stephan@gerhold.net> wrote: > Add myself as maintainer for ST-Ericsson U8500 SoC to MAINTAINERS. > Linus Walleij usually reviews all Ux500 related patches, > so add him as a reviewer. > > Cc: Linus Walleij <linus.walleij@linaro.org> > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Yours, Linus Walleij ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 2020-01-04 17:45 ` [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 Stephan Gerhold 2020-01-06 1:50 ` Linus Walleij @ 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Tom Rini @ 2020-01-23 21:58 UTC (permalink / raw) To: u-boot On Sat, Jan 04, 2020 at 06:45:18PM +0100, Stephan Gerhold wrote: > Add myself as maintainer for ST-Ericsson U8500 SoC to MAINTAINERS. > Linus Walleij usually reviews all Ux500 related patches, > so add him as a reviewer. > > Cc: Linus Walleij <linus.walleij@linaro.org> > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> > Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Applied to u-boot/master, thanks! -- Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 833 bytes Desc: not available URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200123/442e7285/attachment.sig> ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold ` (3 preceding siblings ...) 2020-01-04 17:45 ` [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 Stephan Gerhold @ 2020-01-04 17:45 ` Stephan Gerhold 2020-01-06 1:50 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-22 16:47 ` [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold 5 siblings, 2 replies; 19+ messages in thread From: Stephan Gerhold @ 2020-01-04 17:45 UTC (permalink / raw) To: u-boot The ST-Ericsson U8500 SoC has been used in mass-production for some Android smartphones released around 2012. In particular, Samsung has released more than 5 different smartphones based on U8500, e.g. - Samsung Galaxy S III mini (GT-I8190) "golden" - Samsung Galaxy S Advance (GT-I9070) "janice" - Samsung Galaxy Xcover 2 (GT-S7710) "skomer" and a few others. Mainline Linux has great support for the Ux500 SoC, so these smartphones can also run Linux mainline quite well. Unfortunately, the original Samsung bootloader used on these devices has limitations that prevent booting Linux mainline directly. It keeps the L2 cache enabled, which causes Linux to crash very early, shortly after decompressing the kernel. Using U-Boot allows to circumvent these limitations. We can let the Samsung bootloader chain-load U-Boot and U-Boot locks the L2 cache before booting into Linux. U-Boot has several other advantages - it supports device-trees directly and we are no longer limited to flashing Android boot images through Samsung's proprietary download mode. The Samsung "stemmy" board covers all Samsung devices based on U8500. Add minimal support for "stemmy". For now only UART is supported but this will be extended later. Signed-off-by: Stephan Gerhold <stephan@gerhold.net> --- arch/arm/dts/Makefile | 2 + arch/arm/dts/ste-ux500-samsung-stemmy.dts | 20 +++++++++ arch/arm/mach-u8500/Kconfig | 21 ++++++++++ board/ste/stemmy/Kconfig | 12 ++++++ board/ste/stemmy/MAINTAINERS | 6 +++ board/ste/stemmy/Makefile | 2 + board/ste/stemmy/README | 49 +++++++++++++++++++++++ board/ste/stemmy/stemmy.c | 18 +++++++++ configs/stemmy_defconfig | 18 +++++++++ include/configs/stemmy.h | 29 ++++++++++++++ 10 files changed, 177 insertions(+) create mode 100644 arch/arm/dts/ste-ux500-samsung-stemmy.dts create mode 100644 board/ste/stemmy/Kconfig create mode 100644 board/ste/stemmy/MAINTAINERS create mode 100644 board/ste/stemmy/Makefile create mode 100644 board/ste/stemmy/README create mode 100644 board/ste/stemmy/stemmy.c create mode 100644 configs/stemmy_defconfig create mode 100644 include/configs/stemmy.h diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile index 0127a91a82..83aea3aa54 100644 --- a/arch/arm/dts/Makefile +++ b/arch/arm/dts/Makefile @@ -384,6 +384,8 @@ dtb-$(CONFIG_FSL_LSCH2) += fsl-ls1043a-qds-duart.dtb \ dtb-$(CONFIG_TARGET_DRAGONBOARD410C) += dragonboard410c.dtb dtb-$(CONFIG_TARGET_DRAGONBOARD820C) += dragonboard820c.dtb +dtb-$(CONFIG_TARGET_STEMMY) += ste-ux500-samsung-stemmy.dtb + dtb-$(CONFIG_STM32F4) += stm32f429-disco.dtb \ stm32429i-eval.dtb \ stm32f469-disco.dtb diff --git a/arch/arm/dts/ste-ux500-samsung-stemmy.dts b/arch/arm/dts/ste-ux500-samsung-stemmy.dts new file mode 100644 index 0000000000..7e7f4c823a --- /dev/null +++ b/arch/arm/dts/ste-ux500-samsung-stemmy.dts @@ -0,0 +1,20 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/dts-v1/; + +#include "ste-dbx5x0-u-boot.dtsi" +#include "ste-ab8500.dtsi" + +/ { + compatible = "samsung,stemmy", "st-ericsson,u8500"; + + chosen { + stdout-path = &serial2; + }; + + soc { + /* Debugging console UART */ + uart at 80007000 { + status = "okay"; + }; + }; +}; diff --git a/arch/arm/mach-u8500/Kconfig b/arch/arm/mach-u8500/Kconfig index 3bc76295cb..7478deb25f 100644 --- a/arch/arm/mach-u8500/Kconfig +++ b/arch/arm/mach-u8500/Kconfig @@ -3,4 +3,25 @@ if ARCH_U8500 config SYS_SOC default "u8500" +choice + prompt "U8500 board selection" + +config TARGET_STEMMY + bool "Samsung (stemmy) board" + help + The Samsung "stemmy" board supports Samsung smartphones released with + the ST-Ericsson NovaThor U8500 SoC, e.g. + + - Samsung Galaxy S III mini (GT-I8190) "golden" + - Samsung Galaxy S Advance (GT-I9070) "janice" + - Samsung Galaxy Xcover 2 (GT-S7710) "skomer" + + and likely others as well (untested). + + See board/ste/stemmy/README for details. + +endchoice + +source "board/ste/stemmy/Kconfig" + endif diff --git a/board/ste/stemmy/Kconfig b/board/ste/stemmy/Kconfig new file mode 100644 index 0000000000..b890ba51cb --- /dev/null +++ b/board/ste/stemmy/Kconfig @@ -0,0 +1,12 @@ +if TARGET_STEMMY + +config SYS_BOARD + default "stemmy" + +config SYS_VENDOR + default "ste" + +config SYS_CONFIG_NAME + default "stemmy" + +endif diff --git a/board/ste/stemmy/MAINTAINERS b/board/ste/stemmy/MAINTAINERS new file mode 100644 index 0000000000..37daabea9c --- /dev/null +++ b/board/ste/stemmy/MAINTAINERS @@ -0,0 +1,6 @@ +STEMMY BOARD +M: Stephan Gerhold <stephan@gerhold.net> +S: Maintained +F: board/ste/stemmy/ +F: include/configs/stemmy.h +F: configs/stemmy_defconfig diff --git a/board/ste/stemmy/Makefile b/board/ste/stemmy/Makefile new file mode 100644 index 0000000000..1245099bc9 --- /dev/null +++ b/board/ste/stemmy/Makefile @@ -0,0 +1,2 @@ +# SPDX-License-Identifier: GPL-2.0-or-later +obj-y := stemmy.o diff --git a/board/ste/stemmy/README b/board/ste/stemmy/README new file mode 100644 index 0000000000..81f72426f2 --- /dev/null +++ b/board/ste/stemmy/README @@ -0,0 +1,49 @@ +ST-Ericsson U8500 Samsung "stemmy" board +======================================== + +The "stemmy" board supports Samsung smartphones released with +the ST-Ericsson NovaThor U8500 SoC, e.g. + + - Samsung Galaxy S III mini (GT-I8190) "golden" + - Samsung Galaxy S Advance (GT-I9070) "janice" + - Samsung Galaxy Xcover 2 (GT-S7710) "skomer" + +and likely others as well (untested). + +At the moment, U-Boot is intended to be chain-loaded from +the original Samsung bootloader, not replacing it entirely. + +Installation +------------ + +1. Setup cross compiler, e.g. export CROSS_COMPILE=arm-none-eabi- +2. make stemmy_defconfig +3. make + +For newer devices (golden and skomer), the U-Boot binary has to be packed into +an Android boot image. janice boots the raw U-Boot binary from the boot partition. + +4. Obtain mkbootimg, e.g. https://android.googlesource.com/platform/system/core/+/refs/tags/android-7.1.2_r37/mkbootimg/mkbootimg +5. mkbootimg \ + --kernel=u-boot.bin \ + --base=0x00000000 \ + --kernel_offset=0x00100000 \ + --ramdisk_offset=0x02000000 \ + --tags_offset=0x00000100 \ + --output=u-boot.img + +6. Enter Samsung download mode (press Power + Home + Volume Down) +7. Flash U-Boot image to Android boot partition using Heimdall: + https://gitlab.com/BenjaminDobell/Heimdall + + heimdall flash --Kernel u-boot.(bin|img) + +8. After reboot U-Boot prompt should appear via UART. + +UART +---- + +UART is available through the micro USB port, similar to the Carkit standard. +With a ~619kOhm resistor between ID and GND, 1.8V RX/TX is available at D+/D-. + +Make sure to connect the UART cable *before* turning on the phone. diff --git a/board/ste/stemmy/stemmy.c b/board/ste/stemmy/stemmy.c new file mode 100644 index 0000000000..8cf6f18755 --- /dev/null +++ b/board/ste/stemmy/stemmy.c @@ -0,0 +1,18 @@ +// SPDX-License-Identifier: GPL-2.0-or-later +/* + * Copyright (C) 2019 Stephan Gerhold <stephan@gerhold.net> + */ +#include <common.h> + +DECLARE_GLOBAL_DATA_PTR; + +int dram_init(void) +{ + gd->ram_size = get_ram_size(CONFIG_SYS_SDRAM_BASE, CONFIG_SYS_SDRAM_SIZE); + return 0; +} + +int board_init(void) +{ + return 0; +} diff --git a/configs/stemmy_defconfig b/configs/stemmy_defconfig new file mode 100644 index 0000000000..6908ef3448 --- /dev/null +++ b/configs/stemmy_defconfig @@ -0,0 +1,18 @@ +CONFIG_ARM=y +CONFIG_ARCH_U8500=y +CONFIG_SYS_TEXT_BASE=0x100000 +CONFIG_NR_DRAM_BANKS=1 +CONFIG_SYS_CONSOLE_INFO_QUIET=y +CONFIG_HUSH_PARSER=y +CONFIG_CMD_CONFIG=y +CONFIG_CMD_LICENSE=y +CONFIG_CMD_DM=y +CONFIG_CMD_GPIO=y +CONFIG_CMD_MMC=y +CONFIG_CMD_PART=y +CONFIG_CMD_GETTIME=y +CONFIG_EFI_PARTITION=y +CONFIG_DEFAULT_DEVICE_TREE="ste-ux500-samsung-stemmy" +# CONFIG_NET is not set +# CONFIG_MMC_HW_PARTITIONING is not set +# CONFIG_EFI_LOADER is not set diff --git a/include/configs/stemmy.h b/include/configs/stemmy.h new file mode 100644 index 0000000000..922eec43ee --- /dev/null +++ b/include/configs/stemmy.h @@ -0,0 +1,29 @@ +/* SPDX-License-Identifier: GPL-2.0-or-later */ +/* + * Copyright (C) 2019 Stephan Gerhold <stephan@gerhold.net> + */ +#ifndef __CONFIGS_STEMMY_H +#define __CONFIGS_STEMMY_H + +#include <linux/sizes.h> + +#define CONFIG_SKIP_LOWLEVEL_INIT /* Loaded by another bootloader */ +#define CONFIG_SYS_MALLOC_LEN SZ_2M + +/* Physical Memory Map */ +#define PHYS_SDRAM_1 0x00000000 /* DDR-SDRAM Bank #1 */ +#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 +#define CONFIG_SYS_SDRAM_SIZE SZ_1G +#define CONFIG_SYS_INIT_RAM_SIZE 0x00100000 +#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_BASE + \ + CONFIG_SYS_INIT_RAM_SIZE - \ + GENERATED_GBL_DATA_SIZE) +#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_GBL_DATA_OFFSET + +/* FIXME: This should be loaded from device tree... */ +#define CONFIG_SYS_L2_PL310 +#define CONFIG_SYS_PL310_BASE 0xa0412000 + +#define CONFIG_SYS_LOAD_ADDR 0x00100000 + +#endif -- 2.24.1 ^ permalink raw reply related [flat|nested] 19+ messages in thread
* [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 2020-01-04 17:45 ` [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 Stephan Gerhold @ 2020-01-06 1:50 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Linus Walleij @ 2020-01-06 1:50 UTC (permalink / raw) To: u-boot On Sat, Jan 4, 2020 at 6:48 PM Stephan Gerhold <stephan@gerhold.net> wrote: > The ST-Ericsson U8500 SoC has been used in mass-production for > some Android smartphones released around 2012. > In particular, Samsung has released more than 5 different > smartphones based on U8500, e.g. > > - Samsung Galaxy S III mini (GT-I8190) "golden" > - Samsung Galaxy S Advance (GT-I9070) "janice" > - Samsung Galaxy Xcover 2 (GT-S7710) "skomer" > > and a few others. > > Mainline Linux has great support for the Ux500 SoC, so these > smartphones can also run Linux mainline quite well. > > Unfortunately, the original Samsung bootloader used on these devices > has limitations that prevent booting Linux mainline directly. > It keeps the L2 cache enabled, which causes Linux to crash very early, > shortly after decompressing the kernel. > > Using U-Boot allows to circumvent these limitations. We can let the > Samsung bootloader chain-load U-Boot and U-Boot locks the L2 cache > before booting into Linux. U-Boot has several other advantages > - it supports device-trees directly and we are no longer limited to > flashing Android boot images through Samsung's proprietary download > mode. > > The Samsung "stemmy" board covers all Samsung devices based on U8500. > Add minimal support for "stemmy". For now only UART is supported but > this will be extended later. > > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Yours, Linus Walleij ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 2020-01-04 17:45 ` [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 Stephan Gerhold 2020-01-06 1:50 ` Linus Walleij @ 2020-01-23 21:58 ` Tom Rini 1 sibling, 0 replies; 19+ messages in thread From: Tom Rini @ 2020-01-23 21:58 UTC (permalink / raw) To: u-boot On Sat, Jan 04, 2020 at 06:45:19PM +0100, Stephan Gerhold wrote: > The ST-Ericsson U8500 SoC has been used in mass-production for > some Android smartphones released around 2012. > In particular, Samsung has released more than 5 different > smartphones based on U8500, e.g. > > - Samsung Galaxy S III mini (GT-I8190) "golden" > - Samsung Galaxy S Advance (GT-I9070) "janice" > - Samsung Galaxy Xcover 2 (GT-S7710) "skomer" > > and a few others. > > Mainline Linux has great support for the Ux500 SoC, so these > smartphones can also run Linux mainline quite well. > > Unfortunately, the original Samsung bootloader used on these devices > has limitations that prevent booting Linux mainline directly. > It keeps the L2 cache enabled, which causes Linux to crash very early, > shortly after decompressing the kernel. > > Using U-Boot allows to circumvent these limitations. We can let the > Samsung bootloader chain-load U-Boot and U-Boot locks the L2 cache > before booting into Linux. U-Boot has several other advantages > - it supports device-trees directly and we are no longer limited to > flashing Android boot images through Samsung's proprietary download > mode. > > The Samsung "stemmy" board covers all Samsung devices based on U8500. > Add minimal support for "stemmy". For now only UART is supported but > this will be extended later. > > Signed-off-by: Stephan Gerhold <stephan@gerhold.net> > Reviewed-by: Linus Walleij <linus.walleij@linaro.org> Applied to u-boot/master, thanks! -- Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 833 bytes Desc: not available URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200123/d9a03e7a/attachment.sig> ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold ` (4 preceding siblings ...) 2020-01-04 17:45 ` [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 Stephan Gerhold @ 2020-01-22 16:47 ` Stephan Gerhold 2020-01-22 18:03 ` Tom Rini 5 siblings, 1 reply; 19+ messages in thread From: Stephan Gerhold @ 2020-01-22 16:47 UTC (permalink / raw) To: u-boot Hi Tom, On Sat, Jan 04, 2020 at 06:45:14PM +0100, Stephan Gerhold wrote: > This patch series restores minimal U-Boot support for > the ST-Ericsson NovaThor U8500 SoC. > > Previous support for U8500 was removed in > commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch") > since none of the boards were converted to generic boards > before the deadline. > > The motivation for adding the SoC and board is explained in > - Patch 3 ("arm: Add support for ST-Ericsson U8500 SoC") and > - Patch 5 ("board: Add new Samsung "stemmy" board based on ST-Ericsson U8500") > > I have additional patches for MMC, USB, display and the "stemmy" > board, that configure it to provide an Android fastboot interface > with similar functionality as the original Samsung bootloader. > Some of the patches require some additional work, so I thought > it is easier to start with some minimal changes first (only UART). > > I think this makes the patch series quite straightforward, > with only ~225 new lines of C code, plus device tree and documentation. > The only patch that stands out with ~1.8k lines is the device tree > import, directly copied (without modification) from the Linux kernel. > Since we are approaching the end of the merge window, I was wondering if there is anything I can do to get this patch set applied for v2020.04? Thanks, Stephan > > Stephan Gerhold (5): > timer: Add driver for Nomadik Multi Timer Unit (MTU) > arm: dts: Import device tree for ST-Ericsson Ux500 > arm: Add support for ST-Ericsson U8500 SoC > MAINTAINERS: Add ARM U8500 > board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 > > MAINTAINERS | 8 + > arch/arm/Kconfig | 20 + > arch/arm/Makefile | 1 + > arch/arm/dts/Makefile | 2 + > arch/arm/dts/ste-ab8500.dtsi | 328 ++++++ > arch/arm/dts/ste-ab8505.dtsi | 275 +++++ > arch/arm/dts/ste-dbx5x0-u-boot.dtsi | 29 + > arch/arm/dts/ste-dbx5x0.dtsi | 1144 ++++++++++++++++++++ > arch/arm/dts/ste-ux500-samsung-stemmy.dts | 20 + > arch/arm/include/asm/gpio.h | 2 +- > arch/arm/mach-u8500/Kconfig | 27 + > arch/arm/mach-u8500/Makefile | 4 + > arch/arm/mach-u8500/cache.c | 37 + > arch/arm/mach-u8500/cpuinfo.c | 25 + > board/ste/stemmy/Kconfig | 12 + > board/ste/stemmy/MAINTAINERS | 6 + > board/ste/stemmy/Makefile | 2 + > board/ste/stemmy/README | 49 + > board/ste/stemmy/stemmy.c | 18 + > configs/stemmy_defconfig | 18 + > drivers/timer/Kconfig | 9 + > drivers/timer/Makefile | 1 + > drivers/timer/nomadik-mtu-timer.c | 114 ++ > include/configs/stemmy.h | 29 + > include/dt-bindings/arm/ux500_pm_domains.h | 15 + > include/dt-bindings/clock/ste-ab8500.h | 12 + > include/dt-bindings/mfd/dbx500-prcmu.h | 84 ++ > 27 files changed, 2290 insertions(+), 1 deletion(-) > create mode 100644 arch/arm/dts/ste-ab8500.dtsi > create mode 100644 arch/arm/dts/ste-ab8505.dtsi > create mode 100644 arch/arm/dts/ste-dbx5x0-u-boot.dtsi > create mode 100644 arch/arm/dts/ste-dbx5x0.dtsi > create mode 100644 arch/arm/dts/ste-ux500-samsung-stemmy.dts > create mode 100644 arch/arm/mach-u8500/Kconfig > create mode 100644 arch/arm/mach-u8500/Makefile > create mode 100644 arch/arm/mach-u8500/cache.c > create mode 100644 arch/arm/mach-u8500/cpuinfo.c > create mode 100644 board/ste/stemmy/Kconfig > create mode 100644 board/ste/stemmy/MAINTAINERS > create mode 100644 board/ste/stemmy/Makefile > create mode 100644 board/ste/stemmy/README > create mode 100644 board/ste/stemmy/stemmy.c > create mode 100644 configs/stemmy_defconfig > create mode 100644 drivers/timer/nomadik-mtu-timer.c > create mode 100644 include/configs/stemmy.h > create mode 100644 include/dt-bindings/arm/ux500_pm_domains.h > create mode 100644 include/dt-bindings/clock/ste-ab8500.h > create mode 100644 include/dt-bindings/mfd/dbx500-prcmu.h > > -- > 2.24.1 > ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC 2020-01-22 16:47 ` [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold @ 2020-01-22 18:03 ` Tom Rini 2020-01-23 17:56 ` Stephan Gerhold 0 siblings, 1 reply; 19+ messages in thread From: Tom Rini @ 2020-01-22 18:03 UTC (permalink / raw) To: u-boot On Wed, Jan 22, 2020 at 05:47:07PM +0100, Stephan Gerhold wrote: > Hi Tom, > > On Sat, Jan 04, 2020 at 06:45:14PM +0100, Stephan Gerhold wrote: > > This patch series restores minimal U-Boot support for > > the ST-Ericsson NovaThor U8500 SoC. > > > > Previous support for U8500 was removed in > > commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch") > > since none of the boards were converted to generic boards > > before the deadline. > > > > The motivation for adding the SoC and board is explained in > > - Patch 3 ("arm: Add support for ST-Ericsson U8500 SoC") and > > - Patch 5 ("board: Add new Samsung "stemmy" board based on ST-Ericsson U8500") > > > > I have additional patches for MMC, USB, display and the "stemmy" > > board, that configure it to provide an Android fastboot interface > > with similar functionality as the original Samsung bootloader. > > Some of the patches require some additional work, so I thought > > it is easier to start with some minimal changes first (only UART). > > > > I think this makes the patch series quite straightforward, > > with only ~225 new lines of C code, plus device tree and documentation. > > The only patch that stands out with ~1.8k lines is the device tree > > import, directly copied (without modification) from the Linux kernel. > > > > Since we are approaching the end of the merge window, > I was wondering if there is anything I can do to get this patch set > applied for v2020.04? Since you had marked it as RFC, I had marked it as such in patchwork and overlooked it. I'll take a look soon, thanks. -- Tom -------------- next part -------------- A non-text attachment was scrubbed... Name: signature.asc Type: application/pgp-signature Size: 833 bytes Desc: not available URL: <https://lists.denx.de/pipermail/u-boot/attachments/20200122/84fd2532/attachment.sig> ^ permalink raw reply [flat|nested] 19+ messages in thread
* [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC 2020-01-22 18:03 ` Tom Rini @ 2020-01-23 17:56 ` Stephan Gerhold 0 siblings, 0 replies; 19+ messages in thread From: Stephan Gerhold @ 2020-01-23 17:56 UTC (permalink / raw) To: u-boot On Wed, Jan 22, 2020 at 01:03:50PM -0500, Tom Rini wrote: > On Wed, Jan 22, 2020 at 05:47:07PM +0100, Stephan Gerhold wrote: > > Hi Tom, > > > > On Sat, Jan 04, 2020 at 06:45:14PM +0100, Stephan Gerhold wrote: > > > This patch series restores minimal U-Boot support for > > > the ST-Ericsson NovaThor U8500 SoC. > > > > > > Previous support for U8500 was removed in > > > commit 68282f55b846 ("arm: Remove unused ST-Ericsson u8500 arch") > > > since none of the boards were converted to generic boards > > > before the deadline. > > > > > > The motivation for adding the SoC and board is explained in > > > - Patch 3 ("arm: Add support for ST-Ericsson U8500 SoC") and > > > - Patch 5 ("board: Add new Samsung "stemmy" board based on ST-Ericsson U8500") > > > > > > I have additional patches for MMC, USB, display and the "stemmy" > > > board, that configure it to provide an Android fastboot interface > > > with similar functionality as the original Samsung bootloader. > > > Some of the patches require some additional work, so I thought > > > it is easier to start with some minimal changes first (only UART). > > > > > > I think this makes the patch series quite straightforward, > > > with only ~225 new lines of C code, plus device tree and documentation. > > > The only patch that stands out with ~1.8k lines is the device tree > > > import, directly copied (without modification) from the Linux kernel. > > > > > > > Since we are approaching the end of the merge window, > > I was wondering if there is anything I can do to get this patch set > > applied for v2020.04? > > Since you had marked it as RFC, I had marked it as such in patchwork and > overlooked it. I'll take a look soon, thanks. Thank you! I thought marking it as RFC is appropriate since I'm adding a new SoC and this is my first U-Boot patch. But it is working fine, so unless there are comments it should be good to go :) Thanks, Stephan ^ permalink raw reply [flat|nested] 19+ messages in thread
end of thread, other threads:[~2020-01-23 21:58 UTC | newest] Thread overview: 19+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2020-01-04 17:45 [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold 2020-01-04 17:45 ` [RFC PATCH 1/5] timer: Add driver for Nomadik Multi Timer Unit (MTU) Stephan Gerhold 2020-01-06 1:48 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 2/5] arm: dts: Import device tree for ST-Ericsson Ux500 Stephan Gerhold 2020-01-06 1:48 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 3/5] arm: Add support for ST-Ericsson U8500 SoC Stephan Gerhold 2020-01-06 1:49 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 4/5] MAINTAINERS: Add ARM U8500 Stephan Gerhold 2020-01-06 1:50 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-04 17:45 ` [RFC PATCH 5/5] board: Add new Samsung "stemmy" board based on ST-Ericsson U8500 Stephan Gerhold 2020-01-06 1:50 ` Linus Walleij 2020-01-23 21:58 ` Tom Rini 2020-01-22 16:47 ` [RFC PATCH 0/5] arm: Restore minimal support for ST-Ericsson U8500 SoC Stephan Gerhold 2020-01-22 18:03 ` Tom Rini 2020-01-23 17:56 ` Stephan Gerhold
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.