From: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v28 6/6] drm/i915: Enable SAGV support for Gen12
Date: Thu, 7 May 2020 17:45:03 +0300 [thread overview]
Message-ID: <20200507144503.15506-7-stanislav.lisovskiy@intel.com> (raw)
In-Reply-To: <20200507144503.15506-1-stanislav.lisovskiy@intel.com>
Flip the switch and enable SAGV support
for Gen12 also.
Signed-off-by: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
---
drivers/gpu/drm/i915/intel_pm.c | 4 ----
1 file changed, 4 deletions(-)
diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
index 66775d4fb1ae..ef2ec390b99b 100644
--- a/drivers/gpu/drm/i915/intel_pm.c
+++ b/drivers/gpu/drm/i915/intel_pm.c
@@ -3638,10 +3638,6 @@ static bool skl_needs_memory_bw_wa(struct drm_i915_private *dev_priv)
static bool
intel_has_sagv(struct drm_i915_private *dev_priv)
{
- /* HACK! */
- if (IS_GEN(dev_priv, 12))
- return false;
-
return (IS_GEN9_BC(dev_priv) || INTEL_GEN(dev_priv) >= 10) &&
dev_priv->sagv_status != I915_SAGV_NOT_CONTROLLED;
}
--
2.24.1.485.gad05a3d8e5
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next prev parent reply other threads:[~2020-05-07 14:49 UTC|newest]
Thread overview: 31+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-07 14:44 [Intel-gfx] [PATCH v28 0/6] SAGV support for Gen12+ Stanislav Lisovskiy
2020-05-07 14:44 ` [Intel-gfx] [PATCH v28 1/6] drm/i915: Introduce skl_plane_wm_level accessor Stanislav Lisovskiy
2020-05-12 11:35 ` Ville Syrjälä
2020-05-07 14:44 ` [Intel-gfx] [PATCH v28 2/6] drm/i915: Extract skl SAGV checking Stanislav Lisovskiy
2020-05-12 11:47 ` Ville Syrjälä
2020-05-07 14:45 ` [Intel-gfx] [PATCH v28 3/6] drm/i915: Make active_pipes check skl specific Stanislav Lisovskiy
2020-05-12 11:39 ` Ville Syrjälä
2020-05-12 12:44 ` Lisovskiy, Stanislav
2020-05-12 13:03 ` Ville Syrjälä
2020-05-12 13:14 ` Ville Syrjälä
2020-05-12 13:26 ` Lisovskiy, Stanislav
2020-05-12 15:32 ` Ville Syrjälä
2020-05-12 20:36 ` Lisovskiy, Stanislav
2020-05-07 14:45 ` [Intel-gfx] [PATCH v28 4/6] drm/i915: Add TGL+ SAGV support Stanislav Lisovskiy
2020-05-12 12:03 ` Ville Syrjälä
2020-05-12 12:52 ` Lisovskiy, Stanislav
2020-05-12 13:10 ` Ville Syrjälä
2020-05-12 13:17 ` Lisovskiy, Stanislav
2020-05-12 13:38 ` Ville Syrjälä
2020-05-12 13:41 ` Lisovskiy, Stanislav
2020-05-12 13:50 ` Ville Syrjälä
2020-05-12 13:59 ` Lisovskiy, Stanislav
2020-05-12 14:32 ` Ville Syrjälä
2020-05-12 15:04 ` Lisovskiy, Stanislav
2020-05-12 15:14 ` Ville Syrjälä
2020-05-07 14:45 ` [Intel-gfx] [PATCH v28 5/6] drm/i915: Restrict qgv points which don't have enough bandwidth Stanislav Lisovskiy
2020-05-12 16:02 ` Ville Syrjälä
2020-05-07 14:45 ` Stanislav Lisovskiy [this message]
2020-05-07 16:04 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for SAGV support for Gen12+ (rev36) Patchwork
2020-05-07 16:29 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-05-07 20:39 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200507144503.15506-7-stanislav.lisovskiy@intel.com \
--to=stanislav.lisovskiy@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.