From: Stanislav Lisovskiy <stanislav.lisovskiy@intel.com>
To: intel-gfx@lists.freedesktop.org
Subject: [Intel-gfx] [PATCH v30 0/3] SAGV support for Gen12+
Date: Thu, 14 May 2020 10:48:50 +0300 [thread overview]
Message-ID: <20200514074853.9508-1-stanislav.lisovskiy@intel.com> (raw)
For Gen11+ platforms BSpec suggests disabling specific
QGV points separately, depending on bandwidth limitations
and current display configuration. Thus it required adding
a new PCode request for disabling QGV points and some
refactoring of already existing SAGV code.
Also had to refactor intel_can_enable_sagv function,
as current seems to be outdated and using skl specific
workarounds, also not following BSpec for Gen11+.
v25: Rebased patch series as part was merged already
v26: Had to resend the whole series as one more mid patch was added
v27: Patches 2,3,7 were pushed, have to resend the series to prevent
build failure.
v28: PCode patch was merged, one patch was added, sent new series.
v30: 3 patches merged, resending the rest with comments fixed
Stanislav Lisovskiy (3):
drm/i915: Add TGL+ SAGV support
drm/i915: Restrict qgv points which don't have enough bandwidth.
drm/i915: Enable SAGV support for Gen12
drivers/gpu/drm/i915/display/intel_bw.c | 137 ++++++++++----
drivers/gpu/drm/i915/display/intel_bw.h | 9 +
drivers/gpu/drm/i915/display/intel_display.c | 8 +-
.../drm/i915/display/intel_display_types.h | 5 +
drivers/gpu/drm/i915/intel_pm.c | 168 +++++++++++++++---
drivers/gpu/drm/i915/intel_pm.h | 2 +
6 files changed, 268 insertions(+), 61 deletions(-)
--
2.24.1.485.gad05a3d8e5
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
next reply other threads:[~2020-05-14 7:52 UTC|newest]
Thread overview: 8+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-14 7:48 Stanislav Lisovskiy [this message]
2020-05-14 7:48 ` [Intel-gfx] [PATCH v30 1/3] drm/i915: Add TGL+ SAGV support Stanislav Lisovskiy
2020-05-14 16:13 ` Ville Syrjälä
2020-05-14 7:48 ` [Intel-gfx] [PATCH v30 2/3] drm/i915: Restrict qgv points which don't have enough bandwidth Stanislav Lisovskiy
2020-05-14 7:48 ` [Intel-gfx] [PATCH v30 3/3] drm/i915: Enable SAGV support for Gen12 Stanislav Lisovskiy
2020-05-14 9:16 ` [Intel-gfx] ✗ Fi.CI.CHECKPATCH: warning for SAGV support for Gen12+ (rev38) Patchwork
2020-05-14 9:39 ` [Intel-gfx] ✓ Fi.CI.BAT: success " Patchwork
2020-05-14 14:14 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200514074853.9508-1-stanislav.lisovskiy@intel.com \
--to=stanislav.lisovskiy@intel.com \
--cc=intel-gfx@lists.freedesktop.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.