* [PATCH] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property @ 2020-05-13 19:16 Vidya Sagar 2020-05-14 13:54 ` [PATCH V2] " Vidya Sagar 0 siblings, 1 reply; 7+ messages in thread From: Vidya Sagar @ 2020-05-13 19:16 UTC (permalink / raw) To: robh+dt, lorenzo.pieralisi, andrew.murray, bhelgaas, thierry.reding, jonathanh Cc: linux-pci, linux-kernel, kthota, mmaddireddy, vidyas, sagar.tv Fix flag in PCIe controllers device-tree nodes 'ranges' property to correctly represent 64-bit resources. Signed-off-by: Vidya Sagar <vidyas@nvidia.com> --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 6 +++--- 1 file changed, 3 insertions(+), 3 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index e1ae01c2d039..f7462ad4aa70 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1540,7 +1540,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ + 0xc3000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ 0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; @@ -1585,7 +1585,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ + 0xc3000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ 0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; @@ -1634,7 +1634,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ + 0xc3000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; -- 2.17.1 ^ permalink raw reply related [flat|nested] 7+ messages in thread
* [PATCH V2] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property 2020-05-13 19:16 [PATCH] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property Vidya Sagar @ 2020-05-14 13:54 ` Vidya Sagar 2020-05-18 13:50 ` Lorenzo Pieralisi 0 siblings, 1 reply; 7+ messages in thread From: Vidya Sagar @ 2020-05-14 13:54 UTC (permalink / raw) To: robh+dt, lorenzo.pieralisi, amurray, bhelgaas, thierry.reding, jonathanh Cc: linux-pci, linux-kernel, kthota, mmaddireddy, vidyas, sagar.tv Fix flag in PCIe controllers device-tree nodes 'ranges' property to correctly represent 64-bit resources. Signed-off-by: Vidya Sagar <vidyas@nvidia.com> --- V2: * Extended the change to cover other controllers as well arch/arm64/boot/dts/nvidia/tegra194.dtsi | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index e1ae01c2d039..4bc187a4eacd 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1405,7 +1405,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x30100000 0x0 0x30100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ + 0xc3000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ 0x82000000 0x0 0x40000000 0x12 0x30000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ }; @@ -1450,7 +1450,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x32100000 0x0 0x32100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ + 0xc3000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ 0x82000000 0x0 0x40000000 0x12 0x70000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ }; @@ -1495,7 +1495,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x34100000 0x0 0x34100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ + 0xc3000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ 0x82000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ }; @@ -1540,7 +1540,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ + 0xc3000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ 0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; @@ -1585,7 +1585,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ + 0xc3000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ 0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; @@ -1634,7 +1634,7 @@ bus-range = <0x0 0xff>; ranges = <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000 /* downstream I/O (1MB) */ - 0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ + 0xc3000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; -- 2.17.1 ^ permalink raw reply related [flat|nested] 7+ messages in thread
* Re: [PATCH V2] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property 2020-05-14 13:54 ` [PATCH V2] " Vidya Sagar @ 2020-05-18 13:50 ` Lorenzo Pieralisi [not found] ` <20200518135006.GB31554-LhTu/34fCX3ZROr8t4l/smS4ubULX0JqMm0uRHvK7Nw@public.gmane.org> 0 siblings, 1 reply; 7+ messages in thread From: Lorenzo Pieralisi @ 2020-05-18 13:50 UTC (permalink / raw) To: Vidya Sagar Cc: robh+dt, amurray, bhelgaas, thierry.reding, jonathanh, linux-pci, linux-kernel, kthota, mmaddireddy, sagar.tv On Thu, May 14, 2020 at 07:24:37PM +0530, Vidya Sagar wrote: > Fix flag in PCIe controllers device-tree nodes 'ranges' property to correctly > represent 64-bit resources. > > Signed-off-by: Vidya Sagar <vidyas@nvidia.com> > --- > V2: > * Extended the change to cover other controllers as well > > arch/arm64/boot/dts/nvidia/tegra194.dtsi | 12 ++++++------ > 1 file changed, 6 insertions(+), 6 deletions(-) We don't apply DTS patches - so no need to CC linux-pci from now onwards on these. Marked as not-applicable. Lorenzo > diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi > index e1ae01c2d039..4bc187a4eacd 100644 > --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi > +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi > @@ -1405,7 +1405,7 @@ > > bus-range = <0x0 0xff>; > ranges = <0x81000000 0x0 0x30100000 0x0 0x30100000 0x0 0x00100000 /* downstream I/O (1MB) */ > - 0xc2000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ > + 0xc3000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ > 0x82000000 0x0 0x40000000 0x12 0x30000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ > }; > > @@ -1450,7 +1450,7 @@ > > bus-range = <0x0 0xff>; > ranges = <0x81000000 0x0 0x32100000 0x0 0x32100000 0x0 0x00100000 /* downstream I/O (1MB) */ > - 0xc2000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ > + 0xc3000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ > 0x82000000 0x0 0x40000000 0x12 0x70000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ > }; > > @@ -1495,7 +1495,7 @@ > > bus-range = <0x0 0xff>; > ranges = <0x81000000 0x0 0x34100000 0x0 0x34100000 0x0 0x00100000 /* downstream I/O (1MB) */ > - 0xc2000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ > + 0xc3000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ > 0x82000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ > }; > > @@ -1540,7 +1540,7 @@ > > bus-range = <0x0 0xff>; > ranges = <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000 /* downstream I/O (1MB) */ > - 0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ > + 0xc3000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ > 0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ > }; > > @@ -1585,7 +1585,7 @@ > > bus-range = <0x0 0xff>; > ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000 /* downstream I/O (1MB) */ > - 0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ > + 0xc3000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ > 0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ > }; > > @@ -1634,7 +1634,7 @@ > > bus-range = <0x0 0xff>; > ranges = <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000 /* downstream I/O (1MB) */ > - 0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ > + 0xc3000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ > 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ > }; > > -- > 2.17.1 > ^ permalink raw reply [flat|nested] 7+ messages in thread
[parent not found: <20200518135006.GB31554-LhTu/34fCX3ZROr8t4l/smS4ubULX0JqMm0uRHvK7Nw@public.gmane.org>]
* Re: [PATCH V2] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property 2020-05-18 13:50 ` Lorenzo Pieralisi @ 2020-05-18 14:22 ` Vidya Sagar 0 siblings, 0 replies; 7+ messages in thread From: Vidya Sagar @ 2020-05-18 14:22 UTC (permalink / raw) To: robh+dt-DgEjT+Ai2ygdnm+yROfE0A, thierry.reding-Re5JQEeQqe8AvxtiuMwx3w, jonathanh-DDmLM1+adcrQT0dZR+AlfA Cc: Lorenzo Pieralisi, amurray-tUaQ5FxYRYX4aQPF92CzsNBc4/FLrbF6, bhelgaas-hpIqsD4AKlfQT0dZR+AlfA, linux-kernel-u79uwXL29TY76Z2rM5mHXA, kthota-DDmLM1+adcrQT0dZR+AlfA, mmaddireddy-DDmLM1+adcrQT0dZR+AlfA, sagar.tv-Re5JQEeQqe8AvxtiuMwx3w, devicetree-u79uwXL29TY76Z2rM5mHXA, linux-tegra-u79uwXL29TY76Z2rM5mHXA Thanks Lorenzo. I've moved linux-pci to BCC and included devicetree and linux-tegra mailing lists to CC. Rob, Could you please review this patch? Thanks, Vidya Sagar On 18-May-20 7:20 PM, Lorenzo Pieralisi wrote: > External email: Use caution opening links or attachments > > > On Thu, May 14, 2020 at 07:24:37PM +0530, Vidya Sagar wrote: >> Fix flag in PCIe controllers device-tree nodes 'ranges' property to correctly >> represent 64-bit resources. >> >> Signed-off-by: Vidya Sagar <vidyas-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> >> --- >> V2: >> * Extended the change to cover other controllers as well >> >> arch/arm64/boot/dts/nvidia/tegra194.dtsi | 12 ++++++------ >> 1 file changed, 6 insertions(+), 6 deletions(-) > > We don't apply DTS patches - so no need to CC linux-pci from now > onwards on these. Marked as not-applicable. > > Lorenzo > >> diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi >> index e1ae01c2d039..4bc187a4eacd 100644 >> --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi >> +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi >> @@ -1405,7 +1405,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x30100000 0x0 0x30100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> + 0xc3000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> 0x82000000 0x0 0x40000000 0x12 0x30000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ >> }; >> >> @@ -1450,7 +1450,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x32100000 0x0 0x32100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> + 0xc3000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> 0x82000000 0x0 0x40000000 0x12 0x70000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ >> }; >> >> @@ -1495,7 +1495,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x34100000 0x0 0x34100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> + 0xc3000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> 0x82000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ >> }; >> >> @@ -1540,7 +1540,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> + 0xc3000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> 0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ >> }; >> >> @@ -1585,7 +1585,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> + 0xc3000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> 0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ >> }; >> >> @@ -1634,7 +1634,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> + 0xc3000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ >> }; >> >> -- >> 2.17.1 >> ^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH V2] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property @ 2020-05-18 14:22 ` Vidya Sagar 0 siblings, 0 replies; 7+ messages in thread From: Vidya Sagar @ 2020-05-18 14:22 UTC (permalink / raw) To: robh+dt, thierry.reding, jonathanh Cc: Lorenzo Pieralisi, amurray, bhelgaas, linux-kernel, kthota, mmaddireddy, sagar.tv, devicetree, linux-tegra Thanks Lorenzo. I've moved linux-pci to BCC and included devicetree and linux-tegra mailing lists to CC. Rob, Could you please review this patch? Thanks, Vidya Sagar On 18-May-20 7:20 PM, Lorenzo Pieralisi wrote: > External email: Use caution opening links or attachments > > > On Thu, May 14, 2020 at 07:24:37PM +0530, Vidya Sagar wrote: >> Fix flag in PCIe controllers device-tree nodes 'ranges' property to correctly >> represent 64-bit resources. >> >> Signed-off-by: Vidya Sagar <vidyas@nvidia.com> >> --- >> V2: >> * Extended the change to cover other controllers as well >> >> arch/arm64/boot/dts/nvidia/tegra194.dtsi | 12 ++++++------ >> 1 file changed, 6 insertions(+), 6 deletions(-) > > We don't apply DTS patches - so no need to CC linux-pci from now > onwards on these. Marked as not-applicable. > > Lorenzo > >> diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi >> index e1ae01c2d039..4bc187a4eacd 100644 >> --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi >> +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi >> @@ -1405,7 +1405,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x30100000 0x0 0x30100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> + 0xc3000000 0x12 0x00000000 0x12 0x00000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> 0x82000000 0x0 0x40000000 0x12 0x30000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ >> }; >> >> @@ -1450,7 +1450,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x32100000 0x0 0x32100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> + 0xc3000000 0x12 0x40000000 0x12 0x40000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> 0x82000000 0x0 0x40000000 0x12 0x70000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ >> }; >> >> @@ -1495,7 +1495,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x34100000 0x0 0x34100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> + 0xc3000000 0x12 0x80000000 0x12 0x80000000 0x0 0x30000000 /* prefetchable memory (768MB) */ >> 0x82000000 0x0 0x40000000 0x12 0xb0000000 0x0 0x10000000>; /* non-prefetchable memory (256MB) */ >> }; >> >> @@ -1540,7 +1540,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x36100000 0x0 0x36100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> + 0xc3000000 0x14 0x00000000 0x14 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> 0x82000000 0x0 0x40000000 0x17 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ >> }; >> >> @@ -1585,7 +1585,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x38100000 0x0 0x38100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> + 0xc3000000 0x18 0x00000000 0x18 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> 0x82000000 0x0 0x40000000 0x1b 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ >> }; >> >> @@ -1634,7 +1634,7 @@ >> >> bus-range = <0x0 0xff>; >> ranges = <0x81000000 0x0 0x3a100000 0x0 0x3a100000 0x0 0x00100000 /* downstream I/O (1MB) */ >> - 0xc2000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> + 0xc3000000 0x1c 0x00000000 0x1c 0x00000000 0x3 0x40000000 /* prefetchable memory (13GB) */ >> 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ >> }; >> >> -- >> 2.17.1 >> ^ permalink raw reply [flat|nested] 7+ messages in thread
[parent not found: <e64ccace-d2b9-0e03-db3f-e65ed6f56230-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org>]
* Re: [PATCH V2] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property 2020-05-18 14:22 ` Vidya Sagar @ 2020-05-20 11:24 ` Thierry Reding -1 siblings, 0 replies; 7+ messages in thread From: Thierry Reding @ 2020-05-20 11:24 UTC (permalink / raw) To: Vidya Sagar Cc: robh+dt-DgEjT+Ai2ygdnm+yROfE0A, jonathanh-DDmLM1+adcrQT0dZR+AlfA, Lorenzo Pieralisi, amurray-tUaQ5FxYRYX4aQPF92CzsNBc4/FLrbF6, bhelgaas-hpIqsD4AKlfQT0dZR+AlfA, linux-kernel-u79uwXL29TY76Z2rM5mHXA, kthota-DDmLM1+adcrQT0dZR+AlfA, mmaddireddy-DDmLM1+adcrQT0dZR+AlfA, sagar.tv-Re5JQEeQqe8AvxtiuMwx3w, devicetree-u79uwXL29TY76Z2rM5mHXA, linux-tegra-u79uwXL29TY76Z2rM5mHXA [-- Attachment #1: Type: text/plain, Size: 354 bytes --] On Mon, May 18, 2020 at 07:52:24PM +0530, Vidya Sagar wrote: > Thanks Lorenzo. > I've moved linux-pci to BCC and included > devicetree and linux-tegra mailing lists to CC. > > Rob, Could you please review this patch? I don't think there's any need for Rob to review this. It's a simple bugfix and I've applied it for v5.8. Thanks, Thierry [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 833 bytes --] ^ permalink raw reply [flat|nested] 7+ messages in thread
* Re: [PATCH V2] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property @ 2020-05-20 11:24 ` Thierry Reding 0 siblings, 0 replies; 7+ messages in thread From: Thierry Reding @ 2020-05-20 11:24 UTC (permalink / raw) To: Vidya Sagar Cc: robh+dt, jonathanh, Lorenzo Pieralisi, amurray, bhelgaas, linux-kernel, kthota, mmaddireddy, sagar.tv, devicetree, linux-tegra [-- Attachment #1: Type: text/plain, Size: 354 bytes --] On Mon, May 18, 2020 at 07:52:24PM +0530, Vidya Sagar wrote: > Thanks Lorenzo. > I've moved linux-pci to BCC and included > devicetree and linux-tegra mailing lists to CC. > > Rob, Could you please review this patch? I don't think there's any need for Rob to review this. It's a simple bugfix and I've applied it for v5.8. Thanks, Thierry [-- Attachment #2: signature.asc --] [-- Type: application/pgp-signature, Size: 833 bytes --] ^ permalink raw reply [flat|nested] 7+ messages in thread
end of thread, other threads:[~2020-05-20 11:24 UTC | newest] Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2020-05-13 19:16 [PATCH] arm64: tegra: Fix flag for 64-bit resources in 'ranges' property Vidya Sagar 2020-05-14 13:54 ` [PATCH V2] " Vidya Sagar 2020-05-18 13:50 ` Lorenzo Pieralisi [not found] ` <20200518135006.GB31554-LhTu/34fCX3ZROr8t4l/smS4ubULX0JqMm0uRHvK7Nw@public.gmane.org> 2020-05-18 14:22 ` Vidya Sagar 2020-05-18 14:22 ` Vidya Sagar [not found] ` <e64ccace-d2b9-0e03-db3f-e65ed6f56230-DDmLM1+adcrQT0dZR+AlfA@public.gmane.org> 2020-05-20 11:24 ` Thierry Reding 2020-05-20 11:24 ` Thierry Reding
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.