All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts
@ 2020-06-08  3:28 Qiang Zhao
  2020-06-08  3:28 ` [PATCH 2/2] config: lx2160/2a: enable dspi Qiang Zhao
  2020-06-22  6:54 ` [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts Qiang Zhao
  0 siblings, 2 replies; 3+ messages in thread
From: Qiang Zhao @ 2020-06-08  3:28 UTC (permalink / raw)
  To: u-boot

From: Zhao Qiang <qiang.zhao@nxp.com>

Add flash node under dspi into fsl-lx2160a-qds.dtsi

Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
---
 arch/arm/dts/fsl-lx2160a-qds.dtsi | 99 +++++++++++++++++++++++++++++++++++++++
 1 file changed, 99 insertions(+)

diff --git a/arch/arm/dts/fsl-lx2160a-qds.dtsi b/arch/arm/dts/fsl-lx2160a-qds.dtsi
index 129cf82..96c9800 100644
--- a/arch/arm/dts/fsl-lx2160a-qds.dtsi
+++ b/arch/arm/dts/fsl-lx2160a-qds.dtsi
@@ -20,6 +20,105 @@
 	phy-connection-type = "rgmii-id";
 };
 
+&dspi0 {
+	bus-num = <0>;
+	status = "okay";
+
+	dflash0: n25q128a {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <0>;
+	};
+	dflash1: sst25wf040b {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <1>;
+	};
+	dflash2: en25s64 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <2>;
+	};
+};
+
+&dspi1 {
+	bus-num = <0>;
+	status = "okay";
+
+	dflash3: n25q128a {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <0>;
+	};
+	dflash4: sst25wf040b {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <1>;
+	};
+	dflash5: en25s64 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <2>;
+	};
+};
+
+&dspi2 {
+	bus-num = <0>;
+	status = "okay";
+
+	dflash6: n25q128a {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <0>;
+	};
+	dflash7: sst25wf040b {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <1>;
+	};
+	dflash8: en25s64 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "spi-flash";
+		spi-max-frequency = <3000000>;
+		spi-cpol;
+		spi-cpha;
+		reg = <2>;
+	};
+};
+
 &emdio1 {
 	status = "okay";
 };
-- 
2.7.4

^ permalink raw reply related	[flat|nested] 3+ messages in thread

* [PATCH 2/2] config: lx2160/2a: enable dspi
  2020-06-08  3:28 [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts Qiang Zhao
@ 2020-06-08  3:28 ` Qiang Zhao
  2020-06-22  6:54 ` [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts Qiang Zhao
  1 sibling, 0 replies; 3+ messages in thread
From: Qiang Zhao @ 2020-06-08  3:28 UTC (permalink / raw)
  To: u-boot

From: Zhao Qiang <qiang.zhao@nxp.com>

Enable dspi in lx2160aqds tfa defconfig
Enable CONFIG_SPI_FLASH_SST/EON in config file.

Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
---
 configs/lx2160aqds_tfa_defconfig | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/configs/lx2160aqds_tfa_defconfig b/configs/lx2160aqds_tfa_defconfig
index 716c089..4fb0c76 100644
--- a/configs/lx2160aqds_tfa_defconfig
+++ b/configs/lx2160aqds_tfa_defconfig
@@ -52,8 +52,10 @@ CONFIG_DM_MMC=y
 CONFIG_FSL_ESDHC=y
 CONFIG_MTD=y
 CONFIG_DM_SPI_FLASH=y
+CONFIG_SPI_FLASH_EON=y
 CONFIG_SPI_FLASH_SPANSION=y
 CONFIG_SPI_FLASH_STMICRO=y
+CONFIG_SPI_FLASH_SST=y
 # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
 CONFIG_PHYLIB=y
 CONFIG_PHY_AQUANTIA=y
@@ -76,6 +78,7 @@ CONFIG_RTC_PCF2127=y
 CONFIG_DM_SCSI=y
 CONFIG_DM_SERIAL=y
 CONFIG_SPI=y
+CONFIG_FSL_DSPI=y
 CONFIG_DM_SPI=y
 CONFIG_NXP_FSPI=y
 CONFIG_USB=y
-- 
2.7.4

^ permalink raw reply related	[flat|nested] 3+ messages in thread

* [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts
  2020-06-08  3:28 [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts Qiang Zhao
  2020-06-08  3:28 ` [PATCH 2/2] config: lx2160/2a: enable dspi Qiang Zhao
@ 2020-06-22  6:54 ` Qiang Zhao
  1 sibling, 0 replies; 3+ messages in thread
From: Qiang Zhao @ 2020-06-22  6:54 UTC (permalink / raw)
  To: u-boot

Hi,

Any comments on this patchset?

Best Regards
Qiang Zhao

> -----Original Message-----
> From: Qiang Zhao <qiang.zhao@nxp.com>
> Sent: 2020?6?8? 11:28
> To: Pankaj Bansal <pankaj.bansal@nxp.com>
> Cc: u-boot at lists.denx.de; Qiang Zhao <qiang.zhao@nxp.com>
> Subject: [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds
> dts
> 
> From: Zhao Qiang <qiang.zhao@nxp.com>
> 
> Add flash node under dspi into fsl-lx2160a-qds.dtsi
> 
> Signed-off-by: Zhao Qiang <qiang.zhao@nxp.com>
> ---
>  arch/arm/dts/fsl-lx2160a-qds.dtsi | 99
> +++++++++++++++++++++++++++++++++++++++
>  1 file changed, 99 insertions(+)
> 
> diff --git a/arch/arm/dts/fsl-lx2160a-qds.dtsi
> b/arch/arm/dts/fsl-lx2160a-qds.dtsi
> index 129cf82..96c9800 100644
> --- a/arch/arm/dts/fsl-lx2160a-qds.dtsi
> +++ b/arch/arm/dts/fsl-lx2160a-qds.dtsi
> @@ -20,6 +20,105 @@
>  	phy-connection-type = "rgmii-id";
>  };
> 
> +&dspi0 {
> +	bus-num = <0>;
> +	status = "okay";
> +
> +	dflash0: n25q128a {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <0>;
> +	};
> +	dflash1: sst25wf040b {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <1>;
> +	};
> +	dflash2: en25s64 {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <2>;
> +	};
> +};
> +
> +&dspi1 {
> +	bus-num = <0>;
> +	status = "okay";
> +
> +	dflash3: n25q128a {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <0>;
> +	};
> +	dflash4: sst25wf040b {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <1>;
> +	};
> +	dflash5: en25s64 {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <2>;
> +	};
> +};
> +
> +&dspi2 {
> +	bus-num = <0>;
> +	status = "okay";
> +
> +	dflash6: n25q128a {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <0>;
> +	};
> +	dflash7: sst25wf040b {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <1>;
> +	};
> +	dflash8: en25s64 {
> +		#address-cells = <1>;
> +		#size-cells = <1>;
> +		compatible = "spi-flash";
> +		spi-max-frequency = <3000000>;
> +		spi-cpol;
> +		spi-cpha;
> +		reg = <2>;
> +	};
> +};
> +
>  &emdio1 {
>  	status = "okay";
>  };
> --
> 2.7.4

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2020-06-22  6:54 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-06-08  3:28 [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts Qiang Zhao
2020-06-08  3:28 ` [PATCH 2/2] config: lx2160/2a: enable dspi Qiang Zhao
2020-06-22  6:54 ` [PATCH 1/2] armv8: dts: fsl-lx2160a: add flash node under dspi to qds dts Qiang Zhao

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.