All of lore.kernel.org
 help / color / mirror / Atom feed
* Xen and RISC-V Design Session
@ 2020-07-08 12:55 Alistair Francis
  2020-07-08 13:11 ` Roger Pau Monné
  0 siblings, 1 reply; 10+ messages in thread
From: Alistair Francis @ 2020-07-08 12:55 UTC (permalink / raw)
  To: open list:X86; +Cc: Andrew Cooper, Stefano Stabellini, Bobby Eshleman

Hey,

I'm not sure if there is a better way to suggest a design session but
can we have a Xen on RISC-V discussion tomorrow at the Xen Design
Summit?

Preferably in a later slot as the early slots are very early for me.

Alistair


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 13:11 ` Roger Pau Monné
@ 2020-07-08 13:11   ` Alistair Francis
  2020-07-08 13:21     ` George Dunlap
  0 siblings, 1 reply; 10+ messages in thread
From: Alistair Francis @ 2020-07-08 13:11 UTC (permalink / raw)
  To: Roger Pau Monné
  Cc: George Dunlap, open list:X86, Stefano Stabellini, Bobby Eshleman,
	Andrew Cooper

On Wed, Jul 8, 2020 at 6:11 AM Roger Pau Monné <roger.pau@citrix.com> wrote:
>
> Adding George in case he can help with the session placement.
>
> On Wed, Jul 08, 2020 at 05:55:06AM -0700, Alistair Francis wrote:
> > Hey,
> >
> > I'm not sure if there is a better way to suggest a design session but
> > can we have a Xen on RISC-V discussion tomorrow at the Xen Design
> > Summit?
>
> I think that would be interesting!
>
> > Preferably in a later slot as the early slots are very early for me.
>
> You have to register it at: https://design-sessions.xenproject.org/

Thanks!

I don't have a verification code unfortunately. Is it possible to get one?

Alistair

>
> Roger.


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 12:55 Xen and RISC-V Design Session Alistair Francis
@ 2020-07-08 13:11 ` Roger Pau Monné
  2020-07-08 13:11   ` Alistair Francis
  0 siblings, 1 reply; 10+ messages in thread
From: Roger Pau Monné @ 2020-07-08 13:11 UTC (permalink / raw)
  To: Alistair Francis, George Dunlap
  Cc: open list:X86, Stefano Stabellini, Bobby Eshleman, Andrew Cooper

Adding George in case he can help with the session placement.

On Wed, Jul 08, 2020 at 05:55:06AM -0700, Alistair Francis wrote:
> Hey,
> 
> I'm not sure if there is a better way to suggest a design session but
> can we have a Xen on RISC-V discussion tomorrow at the Xen Design
> Summit?

I think that would be interesting!

> Preferably in a later slot as the early slots are very early for me.

You have to register it at: https://design-sessions.xenproject.org/

Roger.


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 13:21     ` George Dunlap
@ 2020-07-08 13:20       ` Alistair Francis
  2020-07-08 14:34         ` Bobby Eshleman
  0 siblings, 1 reply; 10+ messages in thread
From: Alistair Francis @ 2020-07-08 13:20 UTC (permalink / raw)
  To: George Dunlap
  Cc: open list:X86, Andrew Cooper, Stefano Stabellini, Bobby Eshleman,
	Roger Pau Monne

On Wed, Jul 8, 2020 at 6:21 AM George Dunlap <George.Dunlap@citrix.com> wrote:
>
>
>
> > On Jul 8, 2020, at 2:11 PM, Alistair Francis <alistair23@gmail.com> wrote:
> >
> > On Wed, Jul 8, 2020 at 6:11 AM Roger Pau Monné <roger.pau@citrix.com> wrote:
> >>
> >> Adding George in case he can help with the session placement.
> >>
> >> On Wed, Jul 08, 2020 at 05:55:06AM -0700, Alistair Francis wrote:
> >>> Hey,
> >>>
> >>> I'm not sure if there is a better way to suggest a design session but
> >>> can we have a Xen on RISC-V discussion tomorrow at the Xen Design
> >>> Summit?
> >>
> >> I think that would be interesting!
> >>
> >>> Preferably in a later slot as the early slots are very early for me.
> >>
> >> You have to register it at: https://design-sessions.xenproject.org/
> >
> > Thanks!
> >
> > I don't have a verification code unfortunately. Is it possible to get one?
>
> VirtualPanda2020

Thanks! Just submitted the proposal.

It would be really great to have Bobby attend (on CC) as he has been
working on it. I'm not sure what timezone he is in though.

Alistair

>
> Cheers,
>  -George


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 13:11   ` Alistair Francis
@ 2020-07-08 13:21     ` George Dunlap
  2020-07-08 13:20       ` Alistair Francis
  0 siblings, 1 reply; 10+ messages in thread
From: George Dunlap @ 2020-07-08 13:21 UTC (permalink / raw)
  To: Alistair Francis
  Cc: Stefano Stabellini, Andrew Cooper, George Dunlap, Bobby Eshleman,
	open list:X86, Roger Pau Monne



> On Jul 8, 2020, at 2:11 PM, Alistair Francis <alistair23@gmail.com> wrote:
> 
> On Wed, Jul 8, 2020 at 6:11 AM Roger Pau Monné <roger.pau@citrix.com> wrote:
>> 
>> Adding George in case he can help with the session placement.
>> 
>> On Wed, Jul 08, 2020 at 05:55:06AM -0700, Alistair Francis wrote:
>>> Hey,
>>> 
>>> I'm not sure if there is a better way to suggest a design session but
>>> can we have a Xen on RISC-V discussion tomorrow at the Xen Design
>>> Summit?
>> 
>> I think that would be interesting!
>> 
>>> Preferably in a later slot as the early slots are very early for me.
>> 
>> You have to register it at: https://design-sessions.xenproject.org/
> 
> Thanks!
> 
> I don't have a verification code unfortunately. Is it possible to get one?

VirtualPanda2020

Cheers,
 -George

^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 13:20       ` Alistair Francis
@ 2020-07-08 14:34         ` Bobby Eshleman
  2020-07-08 15:10           ` Stefano Stabellini
  0 siblings, 1 reply; 10+ messages in thread
From: Bobby Eshleman @ 2020-07-08 14:34 UTC (permalink / raw)
  To: Alistair Francis
  Cc: Stefano Stabellini, Andrew Cooper, George Dunlap, Bobby Eshleman,
	open list:X86, Roger Pau Monne

On Wed, Jul 08, 2020 at 06:20:47AM -0700, Alistair Francis wrote:
> 
> Thanks! Just submitted the proposal.
> 
> It would be really great to have Bobby attend (on CC) as he has been
> working on it. I'm not sure what timezone he is in though.
> 

Hey Alistair,

I am on the west coast in the USA, so some of the later slots would work best
for me too.

Best,
Bobby


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 15:10           ` Stefano Stabellini
@ 2020-07-08 15:03             ` Alistair Francis
  2020-07-08 15:20               ` George Dunlap
  0 siblings, 1 reply; 10+ messages in thread
From: Alistair Francis @ 2020-07-08 15:03 UTC (permalink / raw)
  To: Stefano Stabellini
  Cc: Bobby Eshleman, Andrew Cooper, George Dunlap, Bobby Eshleman,
	open list:X86, Roger Pau Monne

On Wed, Jul 8, 2020 at 8:10 AM Stefano Stabellini
<sstabellini@kernel.org> wrote:
>
> On Wed, 8 Jul 2020, Bobby Eshleman wrote:
> > On Wed, Jul 08, 2020 at 06:20:47AM -0700, Alistair Francis wrote:
> > >
> > > Thanks! Just submitted the proposal.
> > >
> > > It would be really great to have Bobby attend (on CC) as he has been
> > > working on it. I'm not sure what timezone he is in though.
> > >
> >
> > Hey Alistair,
> >
> > I am on the west coast in the USA, so some of the later slots would work best
> > for me too.
>
> I'd love to attend this session. Realistically we have two sessions
> tomorrow we could use, the 7:15AM and the 8:30AM California time, we
> could use one for FuSa and the other for RISC-V.

Either of those work for me.

Alistair


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 14:34         ` Bobby Eshleman
@ 2020-07-08 15:10           ` Stefano Stabellini
  2020-07-08 15:03             ` Alistair Francis
  0 siblings, 1 reply; 10+ messages in thread
From: Stefano Stabellini @ 2020-07-08 15:10 UTC (permalink / raw)
  To: Bobby Eshleman
  Cc: Stefano Stabellini, Andrew Cooper, George Dunlap, Bobby Eshleman,
	open list:X86, Alistair Francis, Roger Pau Monne

On Wed, 8 Jul 2020, Bobby Eshleman wrote:
> On Wed, Jul 08, 2020 at 06:20:47AM -0700, Alistair Francis wrote:
> > 
> > Thanks! Just submitted the proposal.
> > 
> > It would be really great to have Bobby attend (on CC) as he has been
> > working on it. I'm not sure what timezone he is in though.
> > 
> 
> Hey Alistair,
> 
> I am on the west coast in the USA, so some of the later slots would work best
> for me too.

I'd love to attend this session. Realistically we have two sessions
tomorrow we could use, the 7:15AM and the 8:30AM California time, we
could use one for FuSa and the other for RISC-V.


^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 15:03             ` Alistair Francis
@ 2020-07-08 15:20               ` George Dunlap
  2020-07-08 15:24                 ` Stefano Stabellini
  0 siblings, 1 reply; 10+ messages in thread
From: George Dunlap @ 2020-07-08 15:20 UTC (permalink / raw)
  To: Alistair Francis
  Cc: Bobby Eshleman, Stefano Stabellini, Andrew Cooper,
	Bobby Eshleman, open list:X86, Roger Pau Monne

OK, I made that restriction; the resulting schedule seems OK to me.  :-)

 -George

> On Jul 8, 2020, at 4:03 PM, Alistair Francis <alistair23@gmail.com> wrote:
> 
> On Wed, Jul 8, 2020 at 8:10 AM Stefano Stabellini
> <sstabellini@kernel.org> wrote:
>> 
>> On Wed, 8 Jul 2020, Bobby Eshleman wrote:
>>> On Wed, Jul 08, 2020 at 06:20:47AM -0700, Alistair Francis wrote:
>>>> 
>>>> Thanks! Just submitted the proposal.
>>>> 
>>>> It would be really great to have Bobby attend (on CC) as he has been
>>>> working on it. I'm not sure what timezone he is in though.
>>>> 
>>> 
>>> Hey Alistair,
>>> 
>>> I am on the west coast in the USA, so some of the later slots would work best
>>> for me too.
>> 
>> I'd love to attend this session. Realistically we have two sessions
>> tomorrow we could use, the 7:15AM and the 8:30AM California time, we
>> could use one for FuSa and the other for RISC-V.
> 
> Either of those work for me.
> 
> Alistair



^ permalink raw reply	[flat|nested] 10+ messages in thread

* Re: Xen and RISC-V Design Session
  2020-07-08 15:20               ` George Dunlap
@ 2020-07-08 15:24                 ` Stefano Stabellini
  0 siblings, 0 replies; 10+ messages in thread
From: Stefano Stabellini @ 2020-07-08 15:24 UTC (permalink / raw)
  To: George Dunlap
  Cc: Bobby Eshleman, Stefano Stabellini, Andrew Cooper,
	Bobby Eshleman, open list:X86, Alistair Francis, Roger Pau Monne

Perfect, thank you!

On Wed, 8 Jul 2020, George Dunlap wrote:
> OK, I made that restriction; the resulting schedule seems OK to me.  :-)
> 
>  -George
> 
> > On Jul 8, 2020, at 4:03 PM, Alistair Francis <alistair23@gmail.com> wrote:
> > 
> > On Wed, Jul 8, 2020 at 8:10 AM Stefano Stabellini
> > <sstabellini@kernel.org> wrote:
> >> 
> >> On Wed, 8 Jul 2020, Bobby Eshleman wrote:
> >>> On Wed, Jul 08, 2020 at 06:20:47AM -0700, Alistair Francis wrote:
> >>>> 
> >>>> Thanks! Just submitted the proposal.
> >>>> 
> >>>> It would be really great to have Bobby attend (on CC) as he has been
> >>>> working on it. I'm not sure what timezone he is in though.
> >>>> 
> >>> 
> >>> Hey Alistair,
> >>> 
> >>> I am on the west coast in the USA, so some of the later slots would work best
> >>> for me too.
> >> 
> >> I'd love to attend this session. Realistically we have two sessions
> >> tomorrow we could use, the 7:15AM and the 8:30AM California time, we
> >> could use one for FuSa and the other for RISC-V.
> > 
> > Either of those work for me.
> > 
> > Alistair
> 


^ permalink raw reply	[flat|nested] 10+ messages in thread

end of thread, other threads:[~2020-07-08 15:25 UTC | newest]

Thread overview: 10+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-07-08 12:55 Xen and RISC-V Design Session Alistair Francis
2020-07-08 13:11 ` Roger Pau Monné
2020-07-08 13:11   ` Alistair Francis
2020-07-08 13:21     ` George Dunlap
2020-07-08 13:20       ` Alistair Francis
2020-07-08 14:34         ` Bobby Eshleman
2020-07-08 15:10           ` Stefano Stabellini
2020-07-08 15:03             ` Alistair Francis
2020-07-08 15:20               ` George Dunlap
2020-07-08 15:24                 ` Stefano Stabellini

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.