All of lore.kernel.org
 help / color / mirror / Atom feed
From: Jordan Crouse <jcrouse@codeaurora.org>
To: Rob Clark <robdclark@gmail.com>
Cc: dri-devel@lists.freedesktop.org,
	iommu@lists.linux-foundation.org, linux-arm-msm@vger.kernel.org,
	Rob Clark <robdclark@chromium.org>,
	Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
	open list <linux-kernel@vger.kernel.org>,
	Will Deacon <will@kernel.org>, Joerg Roedel <joro@8bytes.org>,
	Robin Murphy <robin.murphy@arm.com>,
	Bjorn Andersson <bjorn.andersson@linaro.org>,
	Sibi Sankar <sibis@codeaurora.org>,
	Vivek Gautam <vivek.gautam@codeaurora.org>,
	Stephen Boyd <swboyd@chromium.org>,
	freedreno@lists.freedesktop.org,
	linux-arm-kernel@lists.infradead.org
Subject: Re: [Freedreno] [PATCH 05/19] iommu: add private interface for adreno-smmu
Date: Mon, 17 Aug 2020 10:52:59 -0600	[thread overview]
Message-ID: <20200817165259.GH3221@jcrouse1-lnx.qualcomm.com> (raw)
In-Reply-To: <20200814024114.1177553-6-robdclark@gmail.com>

On Thu, Aug 13, 2020 at 07:41:00PM -0700, Rob Clark wrote:
> From: Rob Clark <robdclark@chromium.org>
> 
> This interface will be used for drm/msm to coordinate with the
> qcom_adreno_smmu_impl to enable/disable TTBR0 translation.
> 
> Once TTBR0 translation is enabled, the GPU's CP (Command Processor)
> will directly switch TTBR0 pgtables (and do the necessary TLB inv)
> synchronized to the GPU's operation.  But help from the SMMU driver
> is needed to initially bootstrap TTBR0 translation, which cannot be
> done from the GPU.
> 
> Since this is a very special case, a private interface is used to
> avoid adding highly driver specific things to the public iommu
> interface.
> 

Reviewed-by: Jordan Crouse <jcrouse@codeaurora.org>

> Signed-off-by: Rob Clark <robdclark@chromium.org>
> ---
>  include/linux/adreno-smmu-priv.h | 36 ++++++++++++++++++++++++++++++++
>  1 file changed, 36 insertions(+)
>  create mode 100644 include/linux/adreno-smmu-priv.h
> 
> diff --git a/include/linux/adreno-smmu-priv.h b/include/linux/adreno-smmu-priv.h
> new file mode 100644
> index 000000000000..a889f28afb42
> --- /dev/null
> +++ b/include/linux/adreno-smmu-priv.h
> @@ -0,0 +1,36 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2020 Google, Inc
> + */
> +
> +#ifndef __ADRENO_SMMU_PRIV_H
> +#define __ADRENO_SMMU_PRIV_H
> +
> +#include <linux/io-pgtable.h>
> +
> +/**
> + * struct adreno_smmu_priv - private interface between adreno-smmu and GPU
> + *
> + * @cookie:        An opque token provided by adreno-smmu and passed
> + *                 back into the callbacks
> + * @get_ttbr1_cfg: Get the TTBR1 config for the GPUs context-bank
> + * @set_ttbr0_cfg: Set the TTBR0 config for the GPUs context bank.  A
> + *                 NULL config disables TTBR0 translation, otherwise
> + *                 TTBR0 translation is enabled with the specified cfg
> + *
> + * The GPU driver (drm/msm) and adreno-smmu work together for controlling
> + * the GPU's SMMU instance.  This is by necessity, as the GPU is directly
> + * updating the SMMU for context switches, while on the other hand we do
> + * not want to duplicate all of the initial setup logic from arm-smmu.
> + *
> + * This private interface is used for the two drivers to coordinate.  The
> + * cookie and callback functions are populated when the GPU driver attaches
> + * it's domain.
> + */
> +struct adreno_smmu_priv {
> +    const void *cookie;
> +    const struct io_pgtable_cfg *(*get_ttbr1_cfg)(const void *cookie);
> +    int (*set_ttbr0_cfg)(const void *cookie, const struct io_pgtable_cfg *cfg);
> +};
> +
> +#endif /* __ADRENO_SMMU_PRIV_H */
> \ No newline at end of file
> -- 
> 2.26.2
> 
> _______________________________________________
> Freedreno mailing list
> Freedreno@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/freedreno

-- 
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

WARNING: multiple messages have this Message-ID (diff)
From: Jordan Crouse <jcrouse@codeaurora.org>
To: Rob Clark <robdclark@gmail.com>
Cc: Rob Clark <robdclark@chromium.org>,
	freedreno@lists.freedesktop.org, linux-arm-msm@vger.kernel.org,
	open list <linux-kernel@vger.kernel.org>,
	dri-devel@lists.freedesktop.org,
	iommu@lists.linux-foundation.org,
	Sibi Sankar <sibis@codeaurora.org>,
	Vivek Gautam <vivek.gautam@codeaurora.org>,
	Stephen Boyd <swboyd@chromium.org>, Will Deacon <will@kernel.org>,
	linux-arm-kernel@lists.infradead.org,
	Robin Murphy <robin.murphy@arm.com>
Subject: Re: [Freedreno] [PATCH 05/19] iommu: add private interface for adreno-smmu
Date: Mon, 17 Aug 2020 10:52:59 -0600	[thread overview]
Message-ID: <20200817165259.GH3221@jcrouse1-lnx.qualcomm.com> (raw)
In-Reply-To: <20200814024114.1177553-6-robdclark@gmail.com>

On Thu, Aug 13, 2020 at 07:41:00PM -0700, Rob Clark wrote:
> From: Rob Clark <robdclark@chromium.org>
> 
> This interface will be used for drm/msm to coordinate with the
> qcom_adreno_smmu_impl to enable/disable TTBR0 translation.
> 
> Once TTBR0 translation is enabled, the GPU's CP (Command Processor)
> will directly switch TTBR0 pgtables (and do the necessary TLB inv)
> synchronized to the GPU's operation.  But help from the SMMU driver
> is needed to initially bootstrap TTBR0 translation, which cannot be
> done from the GPU.
> 
> Since this is a very special case, a private interface is used to
> avoid adding highly driver specific things to the public iommu
> interface.
> 

Reviewed-by: Jordan Crouse <jcrouse@codeaurora.org>

> Signed-off-by: Rob Clark <robdclark@chromium.org>
> ---
>  include/linux/adreno-smmu-priv.h | 36 ++++++++++++++++++++++++++++++++
>  1 file changed, 36 insertions(+)
>  create mode 100644 include/linux/adreno-smmu-priv.h
> 
> diff --git a/include/linux/adreno-smmu-priv.h b/include/linux/adreno-smmu-priv.h
> new file mode 100644
> index 000000000000..a889f28afb42
> --- /dev/null
> +++ b/include/linux/adreno-smmu-priv.h
> @@ -0,0 +1,36 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2020 Google, Inc
> + */
> +
> +#ifndef __ADRENO_SMMU_PRIV_H
> +#define __ADRENO_SMMU_PRIV_H
> +
> +#include <linux/io-pgtable.h>
> +
> +/**
> + * struct adreno_smmu_priv - private interface between adreno-smmu and GPU
> + *
> + * @cookie:        An opque token provided by adreno-smmu and passed
> + *                 back into the callbacks
> + * @get_ttbr1_cfg: Get the TTBR1 config for the GPUs context-bank
> + * @set_ttbr0_cfg: Set the TTBR0 config for the GPUs context bank.  A
> + *                 NULL config disables TTBR0 translation, otherwise
> + *                 TTBR0 translation is enabled with the specified cfg
> + *
> + * The GPU driver (drm/msm) and adreno-smmu work together for controlling
> + * the GPU's SMMU instance.  This is by necessity, as the GPU is directly
> + * updating the SMMU for context switches, while on the other hand we do
> + * not want to duplicate all of the initial setup logic from arm-smmu.
> + *
> + * This private interface is used for the two drivers to coordinate.  The
> + * cookie and callback functions are populated when the GPU driver attaches
> + * it's domain.
> + */
> +struct adreno_smmu_priv {
> +    const void *cookie;
> +    const struct io_pgtable_cfg *(*get_ttbr1_cfg)(const void *cookie);
> +    int (*set_ttbr0_cfg)(const void *cookie, const struct io_pgtable_cfg *cfg);
> +};
> +
> +#endif /* __ADRENO_SMMU_PRIV_H */
> \ No newline at end of file
> -- 
> 2.26.2
> 
> _______________________________________________
> Freedreno mailing list
> Freedreno@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/freedreno

-- 
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
_______________________________________________
iommu mailing list
iommu@lists.linux-foundation.org
https://lists.linuxfoundation.org/mailman/listinfo/iommu

WARNING: multiple messages have this Message-ID (diff)
From: Jordan Crouse <jcrouse@codeaurora.org>
To: Rob Clark <robdclark@gmail.com>
Cc: Rob Clark <robdclark@chromium.org>,
	freedreno@lists.freedesktop.org,
	Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
	linux-arm-msm@vger.kernel.org, Joerg Roedel <joro@8bytes.org>,
	open list <linux-kernel@vger.kernel.org>,
	dri-devel@lists.freedesktop.org,
	Bjorn Andersson <bjorn.andersson@linaro.org>,
	iommu@lists.linux-foundation.org,
	Sibi Sankar <sibis@codeaurora.org>,
	Vivek Gautam <vivek.gautam@codeaurora.org>,
	Stephen Boyd <swboyd@chromium.org>, Will Deacon <will@kernel.org>,
	linux-arm-kernel@lists.infradead.org,
	Robin Murphy <robin.murphy@arm.com>
Subject: Re: [Freedreno] [PATCH 05/19] iommu: add private interface for adreno-smmu
Date: Mon, 17 Aug 2020 10:52:59 -0600	[thread overview]
Message-ID: <20200817165259.GH3221@jcrouse1-lnx.qualcomm.com> (raw)
In-Reply-To: <20200814024114.1177553-6-robdclark@gmail.com>

On Thu, Aug 13, 2020 at 07:41:00PM -0700, Rob Clark wrote:
> From: Rob Clark <robdclark@chromium.org>
> 
> This interface will be used for drm/msm to coordinate with the
> qcom_adreno_smmu_impl to enable/disable TTBR0 translation.
> 
> Once TTBR0 translation is enabled, the GPU's CP (Command Processor)
> will directly switch TTBR0 pgtables (and do the necessary TLB inv)
> synchronized to the GPU's operation.  But help from the SMMU driver
> is needed to initially bootstrap TTBR0 translation, which cannot be
> done from the GPU.
> 
> Since this is a very special case, a private interface is used to
> avoid adding highly driver specific things to the public iommu
> interface.
> 

Reviewed-by: Jordan Crouse <jcrouse@codeaurora.org>

> Signed-off-by: Rob Clark <robdclark@chromium.org>
> ---
>  include/linux/adreno-smmu-priv.h | 36 ++++++++++++++++++++++++++++++++
>  1 file changed, 36 insertions(+)
>  create mode 100644 include/linux/adreno-smmu-priv.h
> 
> diff --git a/include/linux/adreno-smmu-priv.h b/include/linux/adreno-smmu-priv.h
> new file mode 100644
> index 000000000000..a889f28afb42
> --- /dev/null
> +++ b/include/linux/adreno-smmu-priv.h
> @@ -0,0 +1,36 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2020 Google, Inc
> + */
> +
> +#ifndef __ADRENO_SMMU_PRIV_H
> +#define __ADRENO_SMMU_PRIV_H
> +
> +#include <linux/io-pgtable.h>
> +
> +/**
> + * struct adreno_smmu_priv - private interface between adreno-smmu and GPU
> + *
> + * @cookie:        An opque token provided by adreno-smmu and passed
> + *                 back into the callbacks
> + * @get_ttbr1_cfg: Get the TTBR1 config for the GPUs context-bank
> + * @set_ttbr0_cfg: Set the TTBR0 config for the GPUs context bank.  A
> + *                 NULL config disables TTBR0 translation, otherwise
> + *                 TTBR0 translation is enabled with the specified cfg
> + *
> + * The GPU driver (drm/msm) and adreno-smmu work together for controlling
> + * the GPU's SMMU instance.  This is by necessity, as the GPU is directly
> + * updating the SMMU for context switches, while on the other hand we do
> + * not want to duplicate all of the initial setup logic from arm-smmu.
> + *
> + * This private interface is used for the two drivers to coordinate.  The
> + * cookie and callback functions are populated when the GPU driver attaches
> + * it's domain.
> + */
> +struct adreno_smmu_priv {
> +    const void *cookie;
> +    const struct io_pgtable_cfg *(*get_ttbr1_cfg)(const void *cookie);
> +    int (*set_ttbr0_cfg)(const void *cookie, const struct io_pgtable_cfg *cfg);
> +};
> +
> +#endif /* __ADRENO_SMMU_PRIV_H */
> \ No newline at end of file
> -- 
> 2.26.2
> 
> _______________________________________________
> Freedreno mailing list
> Freedreno@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/freedreno

-- 
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

WARNING: multiple messages have this Message-ID (diff)
From: Jordan Crouse <jcrouse@codeaurora.org>
To: Rob Clark <robdclark@gmail.com>
Cc: Rob Clark <robdclark@chromium.org>,
	freedreno@lists.freedesktop.org,
	Sai Prakash Ranjan <saiprakash.ranjan@codeaurora.org>,
	linux-arm-msm@vger.kernel.org, Joerg Roedel <joro@8bytes.org>,
	open list <linux-kernel@vger.kernel.org>,
	dri-devel@lists.freedesktop.org,
	Bjorn Andersson <bjorn.andersson@linaro.org>,
	iommu@lists.linux-foundation.org,
	Sibi Sankar <sibis@codeaurora.org>,
	Vivek Gautam <vivek.gautam@codeaurora.org>,
	Stephen Boyd <swboyd@chromium.org>, Will Deacon <will@kernel.org>,
	linux-arm-kernel@lists.infradead.org,
	Robin Murphy <robin.murphy@arm.com>
Subject: Re: [Freedreno] [PATCH 05/19] iommu: add private interface for adreno-smmu
Date: Mon, 17 Aug 2020 10:52:59 -0600	[thread overview]
Message-ID: <20200817165259.GH3221@jcrouse1-lnx.qualcomm.com> (raw)
In-Reply-To: <20200814024114.1177553-6-robdclark@gmail.com>

On Thu, Aug 13, 2020 at 07:41:00PM -0700, Rob Clark wrote:
> From: Rob Clark <robdclark@chromium.org>
> 
> This interface will be used for drm/msm to coordinate with the
> qcom_adreno_smmu_impl to enable/disable TTBR0 translation.
> 
> Once TTBR0 translation is enabled, the GPU's CP (Command Processor)
> will directly switch TTBR0 pgtables (and do the necessary TLB inv)
> synchronized to the GPU's operation.  But help from the SMMU driver
> is needed to initially bootstrap TTBR0 translation, which cannot be
> done from the GPU.
> 
> Since this is a very special case, a private interface is used to
> avoid adding highly driver specific things to the public iommu
> interface.
> 

Reviewed-by: Jordan Crouse <jcrouse@codeaurora.org>

> Signed-off-by: Rob Clark <robdclark@chromium.org>
> ---
>  include/linux/adreno-smmu-priv.h | 36 ++++++++++++++++++++++++++++++++
>  1 file changed, 36 insertions(+)
>  create mode 100644 include/linux/adreno-smmu-priv.h
> 
> diff --git a/include/linux/adreno-smmu-priv.h b/include/linux/adreno-smmu-priv.h
> new file mode 100644
> index 000000000000..a889f28afb42
> --- /dev/null
> +++ b/include/linux/adreno-smmu-priv.h
> @@ -0,0 +1,36 @@
> +// SPDX-License-Identifier: GPL-2.0-only
> +/*
> + * Copyright (C) 2020 Google, Inc
> + */
> +
> +#ifndef __ADRENO_SMMU_PRIV_H
> +#define __ADRENO_SMMU_PRIV_H
> +
> +#include <linux/io-pgtable.h>
> +
> +/**
> + * struct adreno_smmu_priv - private interface between adreno-smmu and GPU
> + *
> + * @cookie:        An opque token provided by adreno-smmu and passed
> + *                 back into the callbacks
> + * @get_ttbr1_cfg: Get the TTBR1 config for the GPUs context-bank
> + * @set_ttbr0_cfg: Set the TTBR0 config for the GPUs context bank.  A
> + *                 NULL config disables TTBR0 translation, otherwise
> + *                 TTBR0 translation is enabled with the specified cfg
> + *
> + * The GPU driver (drm/msm) and adreno-smmu work together for controlling
> + * the GPU's SMMU instance.  This is by necessity, as the GPU is directly
> + * updating the SMMU for context switches, while on the other hand we do
> + * not want to duplicate all of the initial setup logic from arm-smmu.
> + *
> + * This private interface is used for the two drivers to coordinate.  The
> + * cookie and callback functions are populated when the GPU driver attaches
> + * it's domain.
> + */
> +struct adreno_smmu_priv {
> +    const void *cookie;
> +    const struct io_pgtable_cfg *(*get_ttbr1_cfg)(const void *cookie);
> +    int (*set_ttbr0_cfg)(const void *cookie, const struct io_pgtable_cfg *cfg);
> +};
> +
> +#endif /* __ADRENO_SMMU_PRIV_H */
> \ No newline at end of file
> -- 
> 2.26.2
> 
> _______________________________________________
> Freedreno mailing list
> Freedreno@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/freedreno

-- 
The Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel

  reply	other threads:[~2020-08-17 17:33 UTC|newest]

Thread overview: 264+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2020-08-10 22:26 [PATCH v12 00/13] iommu/arm-smmu: Add Adreno SMMU specific implementation Jordan Crouse
2020-08-10 22:26 ` Jordan Crouse
2020-08-10 22:26 ` Jordan Crouse
2020-08-10 22:26 ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 01/13] iommu/arm-smmu: Pass io-pgtable config to implementation specific function Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 02/13] iommu/arm-smmu: Add support for split pagetables Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 03/13] iommu/arm-smmu: Prepare for the adreno-smmu implementation Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 04/13] iommu: Add a domain attribute to get/set a pagetable configuration Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-13 13:14   ` Will Deacon
2020-08-13 13:14     ` Will Deacon
2020-08-13 15:11     ` [Freedreno] " Rob Clark
2020-08-13 15:11       ` Rob Clark
2020-08-13 15:19       ` Will Deacon
2020-08-13 15:19         ` Will Deacon
2020-08-13 16:28         ` Rob Clark
2020-08-13 16:28           ` Rob Clark
2020-08-10 22:26 ` [PATCH v12 05/13] iommu/arm-smmu-qcom: Add implementation for the adreno GPU SMMU Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-13 13:23   ` Will Deacon
2020-08-13 13:23     ` Will Deacon
2020-08-13 13:23     ` Will Deacon
2020-08-10 22:26 ` [PATCH v12 06/13] dt-bindings: arm-smmu: Add compatible string for Adreno " Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 07/13] drm/msm: Add a context pointer to the submitqueue Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-13 16:17   ` [Freedreno] " Rob Clark
2020-08-13 16:17     ` Rob Clark
2020-08-13 16:17     ` Rob Clark
2020-08-13 17:04   ` Rob Clark
2020-08-13 17:04     ` Rob Clark
2020-08-13 17:04     ` Rob Clark
2020-08-10 22:26 ` [PATCH v12 08/13] drm/msm: Set the global virtual address range from the IOMMU domain Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 09/13] drm/msm: Add support to create a local pagetable Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-23 23:05   ` Guenter Roeck
2020-08-23 23:05     ` Guenter Roeck
2020-08-23 23:05     ` Guenter Roeck
2020-08-10 22:26 ` [PATCH v12 10/13] drm/msm: Add support for private address space instances Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 11/13] drm/msm/a6xx: Add support for per-instance pagetables Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [PATCH v12 12/13] arm: dts: qcom: sm845: Set the compatible string for the GPU SMMU Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26 ` [RFC v12 13/13] iommu/arm-smmu: Add a init_context_bank implementation hook Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-10 22:26   ` Jordan Crouse
2020-08-13 13:03   ` Will Deacon
2020-08-13 13:03     ` Will Deacon
2020-08-13 13:03     ` Will Deacon
2020-08-13 13:19 ` [PATCH v12 00/13] iommu/arm-smmu: Add Adreno SMMU specific implementation Will Deacon
2020-08-13 13:19   ` Will Deacon
2020-08-13 13:19   ` Will Deacon
2020-08-13 13:19   ` Will Deacon
2020-08-14  2:40 ` [PATCH 00/19] iommu/arm-smmu + drm/msm: per-process GPU pgtables Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-17 16:51   ` Jordan Crouse
2020-08-17 16:51     ` Jordan Crouse
2020-08-17 16:51     ` Jordan Crouse
2020-08-17 16:51     ` Jordan Crouse
2020-08-14  2:40 ` [PATCH 01/19] drm/msm: remove dangling submitqueue references Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-17 16:51   ` Jordan Crouse
2020-08-17 16:51     ` Jordan Crouse
2020-08-17 16:51     ` Jordan Crouse
2020-08-17 16:51     ` Jordan Crouse
2020-09-01  2:35   ` Bjorn Andersson
2020-09-01  2:35     ` Bjorn Andersson
2020-09-01  2:35     ` Bjorn Andersson
2020-09-01  2:35     ` Bjorn Andersson
2020-09-01  3:42     ` Rob Clark
2020-09-01  3:42       ` Rob Clark
2020-09-01  3:42       ` Rob Clark
2020-09-01  3:42       ` Rob Clark
2020-09-01  5:42       ` Bjorn Andersson
2020-09-01  5:42         ` Bjorn Andersson
2020-09-01  5:42         ` Bjorn Andersson
2020-09-01  5:42         ` Bjorn Andersson
2020-09-01  5:42   ` Bjorn Andersson
2020-09-01  5:42     ` Bjorn Andersson
2020-09-01  5:42     ` Bjorn Andersson
2020-09-01  5:42     ` Bjorn Andersson
2020-08-14  2:40 ` [PATCH 02/19] iommu/arm-smmu: Pass io-pgtable config to implementation specific function Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-09-01  3:36   ` Bjorn Andersson
2020-09-01  3:36     ` Bjorn Andersson
2020-09-01  3:36     ` Bjorn Andersson
2020-09-01  3:36     ` Bjorn Andersson
2020-08-14  2:40 ` [PATCH 03/19] iommu/arm-smmu: Add support for split pagetables Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-09-01  3:41   ` Bjorn Andersson
2020-09-01  3:41     ` Bjorn Andersson
2020-09-01  3:41     ` Bjorn Andersson
2020-09-01  3:41     ` Bjorn Andersson
2020-08-14  2:40 ` [PATCH 04/19] iommu/arm-smmu: Prepare for the adreno-smmu implementation Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:40   ` Rob Clark
2020-08-14  2:41 ` [PATCH 05/19] iommu: add private interface for adreno-smmu Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-17 16:52   ` Jordan Crouse [this message]
2020-08-17 16:52     ` [Freedreno] " Jordan Crouse
2020-08-17 16:52     ` Jordan Crouse
2020-08-17 16:52     ` Jordan Crouse
2020-09-01  3:52   ` Bjorn Andersson
2020-09-01  3:52     ` Bjorn Andersson
2020-09-01  3:52     ` Bjorn Andersson
2020-09-01  3:52     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 06/19] drm/msm/gpu: add dev_to_gpu() helper Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-17 16:53   ` [Freedreno] " Jordan Crouse
2020-08-17 16:53     ` Jordan Crouse
2020-08-17 16:53     ` Jordan Crouse
2020-08-17 16:53     ` Jordan Crouse
2020-09-01  4:32   ` Bjorn Andersson
2020-09-01  4:32     ` Bjorn Andersson
2020-09-01  4:32     ` Bjorn Andersson
2020-09-01  4:32     ` Bjorn Andersson
2020-09-01 15:53     ` Rob Clark
2020-09-01 15:53       ` Rob Clark
2020-09-01 15:53       ` Rob Clark
2020-09-01 15:53       ` Rob Clark
2020-08-14  2:41 ` [PATCH 07/19] drm/msm: set adreno_smmu as gpu's drvdata Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-17 16:55   ` Jordan Crouse
2020-08-17 16:55     ` Jordan Crouse
2020-08-17 16:55     ` Jordan Crouse
2020-08-17 16:55     ` Jordan Crouse
2020-09-01  4:58   ` Bjorn Andersson
2020-09-01  4:58     ` Bjorn Andersson
2020-09-01  4:58     ` Bjorn Andersson
2020-09-01  4:58     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 08/19] iommu/arm-smmu: constify some helpers Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  4:56   ` Bjorn Andersson
2020-09-01  4:56     ` Bjorn Andersson
2020-09-01  4:56     ` Bjorn Andersson
2020-09-01  4:56     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 09/19] iommu/arm-smmu-qcom: Add implementation for the adreno GPU SMMU Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:00   ` Bjorn Andersson
2020-09-01  5:00     ` Bjorn Andersson
2020-09-01  5:00     ` Bjorn Andersson
2020-09-01  5:00     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 10/19] dt-bindings: arm-smmu: Add compatible string for Adreno " Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:00   ` Bjorn Andersson
2020-09-01  5:00     ` Bjorn Andersson
2020-09-01  5:00     ` Bjorn Andersson
2020-09-01  5:00     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 11/19] drm/msm: Add a context pointer to the submitqueue Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:05   ` Bjorn Andersson
2020-09-01  5:05     ` Bjorn Andersson
2020-09-01  5:05     ` Bjorn Andersson
2020-09-01  5:05     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 12/19] drm/msm: Drop context arg to gpu->submit() Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:06   ` Bjorn Andersson
2020-09-01  5:06     ` Bjorn Andersson
2020-09-01  5:06     ` Bjorn Andersson
2020-09-01  5:06     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 13/19] drm/msm: Set the global virtual address range from the IOMMU domain Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:23   ` Bjorn Andersson
2020-09-01  5:23     ` Bjorn Andersson
2020-09-01  5:23     ` Bjorn Andersson
2020-09-01  5:23     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 14/19] drm/msm: Add support to create a local pagetable Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:28   ` Bjorn Andersson
2020-09-01  5:28     ` Bjorn Andersson
2020-09-01  5:28     ` Bjorn Andersson
2020-09-01  5:28     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 15/19] drm/msm: Add support for private address space instances Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:30   ` Bjorn Andersson
2020-09-01  5:30     ` Bjorn Andersson
2020-09-01  5:30     ` Bjorn Andersson
2020-09-01  5:30     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 16/19] drm/msm/a6xx: Add support for per-instance pagetables Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-17 15:40   ` Akhil P Oommen
2020-08-17 15:40     ` Akhil P Oommen
2020-08-17 15:40     ` Akhil P Oommen
2020-08-17 15:40     ` Akhil P Oommen
2020-08-17 15:51     ` Rob Clark
2020-08-17 15:51       ` Rob Clark
2020-08-17 15:51       ` Rob Clark
2020-08-17 15:51       ` Rob Clark
2020-08-17 16:47     ` Jordan Crouse
2020-08-17 16:47       ` Jordan Crouse
2020-08-17 16:47       ` Jordan Crouse
2020-08-17 16:47       ` Jordan Crouse
2020-08-14  2:41 ` [PATCH 17/19] arm: dts: qcom: sm845: Set the compatible string for the GPU SMMU Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41 ` [PATCH 18/19] iommu/arm-smmu: add a way for implementations to influence SCTLR Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-09-01  5:31   ` Bjorn Andersson
2020-09-01  5:31     ` Bjorn Andersson
2020-09-01  5:31     ` Bjorn Andersson
2020-09-01  5:31     ` Bjorn Andersson
2020-08-14  2:41 ` [PATCH 19/19] drm/msm: show process names in gem_describe Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-14  2:41   ` Rob Clark
2020-08-17 17:14   ` [Freedreno] " Jordan Crouse
2020-08-17 17:14     ` Jordan Crouse
2020-08-17 17:14     ` Jordan Crouse
2020-08-17 17:14     ` Jordan Crouse
2020-09-01  5:35   ` Bjorn Andersson
2020-09-01  5:35     ` Bjorn Andersson
2020-09-01  5:35     ` Bjorn Andersson
2020-09-01  5:35     ` Bjorn Andersson

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20200817165259.GH3221@jcrouse1-lnx.qualcomm.com \
    --to=jcrouse@codeaurora.org \
    --cc=bjorn.andersson@linaro.org \
    --cc=dri-devel@lists.freedesktop.org \
    --cc=freedreno@lists.freedesktop.org \
    --cc=iommu@lists.linux-foundation.org \
    --cc=joro@8bytes.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=robdclark@chromium.org \
    --cc=robdclark@gmail.com \
    --cc=robin.murphy@arm.com \
    --cc=saiprakash.ranjan@codeaurora.org \
    --cc=sibis@codeaurora.org \
    --cc=swboyd@chromium.org \
    --cc=vivek.gautam@codeaurora.org \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.