From: Thomas Gleixner <tglx@linutronix.de> To: LKML <linux-kernel@vger.kernel.org> Cc: x86@kernel.org, Wei Liu <wei.liu@kernel.org>, Stephen Hemminger <sthemmin@microsoft.com>, Joerg Roedel <joro@8bytes.org>, linux-pci@vger.kernel.org, linux-hyperv@vger.kernel.org, iommu@lists.linux-foundation.org, Haiyang Zhang <haiyangz@microsoft.com>, Lu Baolu <baolu.lu@linux.intel.com>, Jon Derrick <jonathan.derrick@intel.com>, "K. Y. Srinivasan" <kys@microsoft.com>, Steve Wahl <steve.wahl@hpe.com>, Dimitri Sivanich <sivanich@hpe.com>, Russ Anderson <rja@hpe.com>, Bjorn Helgaas <bhelgaas@google.com>, Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>, Jonathan Derrick <jonathan.derrick@intel.com>, Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>, xen-devel@lists.xenproject.org, Juergen Gross <jgross@suse.com>, Boris Ostrovsky <boris.ostrovsky@oracle.com>, Stefano Stabellini <sstabellini@kernel.org>, Marc Zyngier <maz@kernel.org>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, "Rafael J. Wysocki" <rafael@kernel.org>, Megha Dey <megha.dey@intel.com>, Jason Gunthorpe <jgg@mellanox.com>, Dave Jiang <dave.jiang@intel.com>, Alex Williamson <alex.williamson@redhat.com>, Jacob Pan <jacob.jun.pan@intel.com>, Baolu Lu <baolu.lu@intel.com>, Kevin Tian <kevin.tian@intel.com>, Dan Williams <dan.j.williams@intel.com> Subject: [patch RFC 14/38] x86/msi: Consolidate MSI allocation Date: Fri, 21 Aug 2020 02:24:38 +0200 [thread overview] Message-ID: <20200821002946.687087746@linutronix.de> (raw) In-Reply-To: 20200821002424.119492231@linutronix.de [-- Attachment #1: x86-msi--Consolidate-MSI-allocation.patch --] [-- Type: text/plain, Size: 4188 bytes --] Convert the interrupt remap drivers to retrieve the pci device from the msi descriptor and use info::hwirq. This is the first step to prepare x86 for using the generic MSI domain ops. Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Cc: Wei Liu <wei.liu@kernel.org> Cc: Stephen Hemminger <sthemmin@microsoft.com> Cc: Joerg Roedel <joro@8bytes.org> Cc: linux-pci@vger.kernel.org Cc: linux-hyperv@vger.kernel.org Cc: iommu@lists.linux-foundation.org Cc: Haiyang Zhang <haiyangz@microsoft.com> Cc: Lu Baolu <baolu.lu@linux.intel.com> --- arch/x86/include/asm/hw_irq.h | 8 -------- arch/x86/kernel/apic/msi.c | 7 +++---- drivers/iommu/amd/iommu.c | 5 +++-- drivers/iommu/intel/irq_remapping.c | 4 ++-- drivers/pci/controller/pci-hyperv.c | 2 +- 5 files changed, 9 insertions(+), 17 deletions(-) --- a/arch/x86/include/asm/hw_irq.h +++ b/arch/x86/include/asm/hw_irq.h @@ -85,14 +85,6 @@ struct irq_alloc_info { union { struct ioapic_alloc_info ioapic; struct uv_alloc_info uv; - - int unused; -#ifdef CONFIG_PCI_MSI - struct { - struct pci_dev *msi_dev; - irq_hw_number_t msi_hwirq; - }; -#endif }; }; --- a/arch/x86/kernel/apic/msi.c +++ b/arch/x86/kernel/apic/msi.c @@ -189,7 +189,6 @@ int native_setup_msi_irqs(struct pci_dev init_irq_alloc_info(&info, NULL); info.type = X86_IRQ_ALLOC_TYPE_PCI_MSI; - info.msi_dev = dev; domain = irq_remapping_get_irq_domain(&info); if (domain == NULL) @@ -208,7 +207,7 @@ void native_teardown_msi_irq(unsigned in static irq_hw_number_t pci_msi_get_hwirq(struct msi_domain_info *info, msi_alloc_info_t *arg) { - return arg->msi_hwirq; + return arg->hwirq; } int pci_msi_prepare(struct irq_domain *domain, struct device *dev, int nvec, @@ -218,7 +217,6 @@ int pci_msi_prepare(struct irq_domain *d struct msi_desc *desc = first_pci_msi_entry(pdev); init_irq_alloc_info(arg, NULL); - arg->msi_dev = pdev; if (desc->msi_attrib.is_msix) { arg->type = X86_IRQ_ALLOC_TYPE_PCI_MSIX; } else { @@ -232,7 +230,8 @@ EXPORT_SYMBOL_GPL(pci_msi_prepare); void pci_msi_set_desc(msi_alloc_info_t *arg, struct msi_desc *desc) { - arg->msi_hwirq = pci_msi_domain_calc_hwirq(desc); + arg->desc = desc; + arg->hwirq = pci_msi_domain_calc_hwirq(desc); } EXPORT_SYMBOL_GPL(pci_msi_set_desc); --- a/drivers/iommu/amd/iommu.c +++ b/drivers/iommu/amd/iommu.c @@ -3514,7 +3514,7 @@ static int get_devid(struct irq_alloc_in return get_hpet_devid(info->devid); case X86_IRQ_ALLOC_TYPE_PCI_MSI: case X86_IRQ_ALLOC_TYPE_PCI_MSIX: - return get_device_id(&info->msi_dev->dev); + return get_device_id(msi_desc_to_dev(info->desc)); default: WARN_ON_ONCE(1); return -1; @@ -3688,7 +3688,8 @@ static int irq_remapping_alloc(struct ir info->type == X86_IRQ_ALLOC_TYPE_PCI_MSIX) { bool align = (info->type == X86_IRQ_ALLOC_TYPE_PCI_MSI); - index = alloc_irq_index(devid, nr_irqs, align, info->msi_dev); + index = alloc_irq_index(devid, nr_irqs, align, + msi_desc_to_pci_dev(info->desc)); } else { index = alloc_irq_index(devid, nr_irqs, false, NULL); } --- a/drivers/iommu/intel/irq_remapping.c +++ b/drivers/iommu/intel/irq_remapping.c @@ -1118,7 +1118,7 @@ static struct irq_domain *intel_get_irq_ return map_hpet_to_ir(info->devid); case X86_IRQ_ALLOC_TYPE_PCI_MSI: case X86_IRQ_ALLOC_TYPE_PCI_MSIX: - return map_dev_to_ir(info->msi_dev); + return map_dev_to_ir(msi_desc_to_pci_dev(info->desc)); default: WARN_ON_ONCE(1); return NULL; @@ -1287,7 +1287,7 @@ static void intel_irq_remapping_prepare_ if (info->type == X86_IRQ_ALLOC_TYPE_HPET) set_hpet_sid(irte, info->devid); else - set_msi_sid(irte, info->msi_dev); + set_msi_sid(irte, msi_desc_to_pci_dev(info->desc)); msg->address_hi = MSI_ADDR_BASE_HI; msg->data = sub_handle; --- a/drivers/pci/controller/pci-hyperv.c +++ b/drivers/pci/controller/pci-hyperv.c @@ -1534,7 +1534,7 @@ static struct irq_chip hv_msi_irq_chip = static irq_hw_number_t hv_msi_domain_ops_get_hwirq(struct msi_domain_info *info, msi_alloc_info_t *arg) { - return arg->msi_hwirq; + return arg->hwirq; } static struct msi_domain_ops hv_msi_ops = {
WARNING: multiple messages have this Message-ID (diff)
From: Thomas Gleixner <tglx@linutronix.de> To: LKML <linux-kernel@vger.kernel.org> Cc: Dimitri Sivanich <sivanich@hpe.com>, linux-hyperv@vger.kernel.org, Steve Wahl <steve.wahl@hpe.com>, linux-pci@vger.kernel.org, "K. Y. Srinivasan" <kys@microsoft.com>, Dan Williams <dan.j.williams@intel.com>, Wei Liu <wei.liu@kernel.org>, Stephen Hemminger <sthemmin@microsoft.com>, Baolu Lu <baolu.lu@intel.com>, Marc Zyngier <maz@kernel.org>, x86@kernel.org, Jason Gunthorpe <jgg@mellanox.com>, Megha Dey <megha.dey@intel.com>, xen-devel@lists.xenproject.org, Kevin Tian <kevin.tian@intel.com>, Konrad Rzeszutek Wilk <konrad.wilk@oracle.com>, Haiyang Zhang <haiyangz@microsoft.com>, Alex Williamson <alex.williamson@redhat.com>, Stefano Stabellini <sstabellini@kernel.org>, Bjorn Helgaas <bhelgaas@google.com>, Dave Jiang <dave.jiang@intel.com>, Boris Ostrovsky <boris.ostrovsky@oracle.com>, Jonathan Derrick <jonathan.derrick@intel.com>, Juergen Gross <jgross@suse.com>, Russ Anderson <rja@hpe.com>, Greg Kroah-Hartman <gregkh@linuxfoundation.org>, iommu@lists.linux-foundation.org, Jacob Pan <jacob.jun.pan@intel.com>, "Rafael J. Wysocki" <rafael@kernel.org> Subject: [patch RFC 14/38] x86/msi: Consolidate MSI allocation Date: Fri, 21 Aug 2020 02:24:38 +0200 [thread overview] Message-ID: <20200821002946.687087746@linutronix.de> (raw) In-Reply-To: 20200821002424.119492231@linutronix.de [-- Attachment #1: x86-msi--Consolidate-MSI-allocation.patch --] [-- Type: text/plain, Size: 4345 bytes --] Convert the interrupt remap drivers to retrieve the pci device from the msi descriptor and use info::hwirq. This is the first step to prepare x86 for using the generic MSI domain ops. Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Cc: Wei Liu <wei.liu@kernel.org> Cc: Stephen Hemminger <sthemmin@microsoft.com> Cc: Joerg Roedel <joro@8bytes.org> Cc: linux-pci@vger.kernel.org Cc: linux-hyperv@vger.kernel.org Cc: iommu@lists.linux-foundation.org Cc: Haiyang Zhang <haiyangz@microsoft.com> Cc: Lu Baolu <baolu.lu@linux.intel.com> --- arch/x86/include/asm/hw_irq.h | 8 -------- arch/x86/kernel/apic/msi.c | 7 +++---- drivers/iommu/amd/iommu.c | 5 +++-- drivers/iommu/intel/irq_remapping.c | 4 ++-- drivers/pci/controller/pci-hyperv.c | 2 +- 5 files changed, 9 insertions(+), 17 deletions(-) --- a/arch/x86/include/asm/hw_irq.h +++ b/arch/x86/include/asm/hw_irq.h @@ -85,14 +85,6 @@ struct irq_alloc_info { union { struct ioapic_alloc_info ioapic; struct uv_alloc_info uv; - - int unused; -#ifdef CONFIG_PCI_MSI - struct { - struct pci_dev *msi_dev; - irq_hw_number_t msi_hwirq; - }; -#endif }; }; --- a/arch/x86/kernel/apic/msi.c +++ b/arch/x86/kernel/apic/msi.c @@ -189,7 +189,6 @@ int native_setup_msi_irqs(struct pci_dev init_irq_alloc_info(&info, NULL); info.type = X86_IRQ_ALLOC_TYPE_PCI_MSI; - info.msi_dev = dev; domain = irq_remapping_get_irq_domain(&info); if (domain == NULL) @@ -208,7 +207,7 @@ void native_teardown_msi_irq(unsigned in static irq_hw_number_t pci_msi_get_hwirq(struct msi_domain_info *info, msi_alloc_info_t *arg) { - return arg->msi_hwirq; + return arg->hwirq; } int pci_msi_prepare(struct irq_domain *domain, struct device *dev, int nvec, @@ -218,7 +217,6 @@ int pci_msi_prepare(struct irq_domain *d struct msi_desc *desc = first_pci_msi_entry(pdev); init_irq_alloc_info(arg, NULL); - arg->msi_dev = pdev; if (desc->msi_attrib.is_msix) { arg->type = X86_IRQ_ALLOC_TYPE_PCI_MSIX; } else { @@ -232,7 +230,8 @@ EXPORT_SYMBOL_GPL(pci_msi_prepare); void pci_msi_set_desc(msi_alloc_info_t *arg, struct msi_desc *desc) { - arg->msi_hwirq = pci_msi_domain_calc_hwirq(desc); + arg->desc = desc; + arg->hwirq = pci_msi_domain_calc_hwirq(desc); } EXPORT_SYMBOL_GPL(pci_msi_set_desc); --- a/drivers/iommu/amd/iommu.c +++ b/drivers/iommu/amd/iommu.c @@ -3514,7 +3514,7 @@ static int get_devid(struct irq_alloc_in return get_hpet_devid(info->devid); case X86_IRQ_ALLOC_TYPE_PCI_MSI: case X86_IRQ_ALLOC_TYPE_PCI_MSIX: - return get_device_id(&info->msi_dev->dev); + return get_device_id(msi_desc_to_dev(info->desc)); default: WARN_ON_ONCE(1); return -1; @@ -3688,7 +3688,8 @@ static int irq_remapping_alloc(struct ir info->type == X86_IRQ_ALLOC_TYPE_PCI_MSIX) { bool align = (info->type == X86_IRQ_ALLOC_TYPE_PCI_MSI); - index = alloc_irq_index(devid, nr_irqs, align, info->msi_dev); + index = alloc_irq_index(devid, nr_irqs, align, + msi_desc_to_pci_dev(info->desc)); } else { index = alloc_irq_index(devid, nr_irqs, false, NULL); } --- a/drivers/iommu/intel/irq_remapping.c +++ b/drivers/iommu/intel/irq_remapping.c @@ -1118,7 +1118,7 @@ static struct irq_domain *intel_get_irq_ return map_hpet_to_ir(info->devid); case X86_IRQ_ALLOC_TYPE_PCI_MSI: case X86_IRQ_ALLOC_TYPE_PCI_MSIX: - return map_dev_to_ir(info->msi_dev); + return map_dev_to_ir(msi_desc_to_pci_dev(info->desc)); default: WARN_ON_ONCE(1); return NULL; @@ -1287,7 +1287,7 @@ static void intel_irq_remapping_prepare_ if (info->type == X86_IRQ_ALLOC_TYPE_HPET) set_hpet_sid(irte, info->devid); else - set_msi_sid(irte, info->msi_dev); + set_msi_sid(irte, msi_desc_to_pci_dev(info->desc)); msg->address_hi = MSI_ADDR_BASE_HI; msg->data = sub_handle; --- a/drivers/pci/controller/pci-hyperv.c +++ b/drivers/pci/controller/pci-hyperv.c @@ -1534,7 +1534,7 @@ static struct irq_chip hv_msi_irq_chip = static irq_hw_number_t hv_msi_domain_ops_get_hwirq(struct msi_domain_info *info, msi_alloc_info_t *arg) { - return arg->msi_hwirq; + return arg->hwirq; } static struct msi_domain_ops hv_msi_ops = { _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next prev parent reply other threads:[~2020-08-21 2:17 UTC|newest] Thread overview: 146+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-08-21 0:24 [patch RFC 00/38] x86, PCI, XEN, genirq ...: Prepare for device MSI Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 01/38] iommu/amd: Prevent NULL pointer dereference Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 02/38] x86/init: Remove unused init ops Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 03/38] x86/irq: Rename X86_IRQ_ALLOC_TYPE_MSI* to reflect PCI dependency Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 04/38] x86/irq: Add allocation type for parent domain retrieval Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 05/38] iommu/vt-d: Consolidate irq domain getter Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 06/38] iommu/amd: " Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 07/38] iommu/irq_remapping: Consolidate irq domain lookup Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 08/38] x86/irq: Prepare consolidation of irq_alloc_info Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 09/38] x86/msi: Consolidate HPET allocation Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 10/38] x86/ioapic: Consolidate IOAPIC allocation Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-26 8:40 ` Boqun Feng 2020-08-26 8:40 ` Boqun Feng 2020-08-26 8:40 ` Boqun Feng 2020-08-26 9:53 ` Thomas Gleixner 2020-08-26 9:53 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 11/38] x86/irq: Consolidate DMAR irq allocation Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 12/38] x86/irq: Consolidate UV domain allocation Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 13/38] PCI: MSI: Rework pci_msi_domain_calc_hwirq() Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-25 20:03 ` Bjorn Helgaas 2020-08-25 20:03 ` Bjorn Helgaas 2020-08-25 21:11 ` Thomas Gleixner 2020-08-25 21:11 ` Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner [this message] 2020-08-21 0:24 ` [patch RFC 14/38] x86/msi: Consolidate MSI allocation Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 15/38] x86/msi: Use generic MSI domain ops Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 16/38] x86/irq: Move apic_post_init() invocation to one place Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 17/38] x86/pci: Reducde #ifdeffery in PCI init code Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-25 20:20 ` Bjorn Helgaas 2020-08-25 20:20 ` Bjorn Helgaas 2020-08-21 0:24 ` [patch RFC 18/38] x86/irq: Initialize PCI/MSI domain at PCI init time Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 6:31 ` kernel test robot 2020-08-21 0:24 ` [patch RFC 19/38] irqdomain/msi: Provide DOMAIN_BUS_VMD_MSI Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 20/38] PCI: vmd: Mark VMD irqdomain with DOMAIN_BUS_VMD_MSI Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-25 20:04 ` Bjorn Helgaas 2020-08-25 20:04 ` Bjorn Helgaas 2020-08-21 0:24 ` [patch RFC 21/38] PCI: MSI: Provide pci_dev_has_special_msi_domain() helper Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-25 20:16 ` Bjorn Helgaas 2020-08-25 20:16 ` Bjorn Helgaas 2020-08-21 0:24 ` [patch RFC 22/38] x86/xen: Make xen_msi_init() static and rename it to xen_hvm_msi_init() Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-24 4:48 ` Jürgen Groß 2020-08-24 4:48 ` Jürgen Groß 2020-08-21 0:24 ` [patch RFC 23/38] x86/xen: Rework MSI teardown Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-24 5:09 ` Jürgen Groß 2020-08-24 5:09 ` Jürgen Groß 2020-08-21 0:24 ` [patch RFC 24/38] x86/xen: Consolidate XEN-MSI init Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-24 4:59 ` Jürgen Groß 2020-08-24 4:59 ` Jürgen Groß 2020-08-24 21:21 ` Thomas Gleixner 2020-08-24 21:21 ` Thomas Gleixner 2020-08-25 4:21 ` Jürgen Groß 2020-08-25 4:21 ` Jürgen Groß 2020-08-25 9:51 ` Thomas Gleixner 2020-08-25 9:51 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 25/38] irqdomain/msi: Allow to override msi_domain_alloc/free_irqs() Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 26/38] x86/xen: Wrap XEN MSI management into irqdomain Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-24 6:21 ` Jürgen Groß 2020-08-24 6:21 ` Jürgen Groß 2020-08-25 7:57 ` Thomas Gleixner 2020-08-25 7:57 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 27/38] iommm/vt-d: Store irq domain in struct device Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 7:03 ` kernel test robot 2020-08-21 0:24 ` [patch RFC 28/38] iommm/amd: " Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 29/38] x86/pci: Set default irq domain in pcibios_add_device() Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 30/38] PCI/MSI: Allow to disable arch fallbacks Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-25 20:07 ` Bjorn Helgaas 2020-08-25 20:07 ` Bjorn Helgaas 2020-08-25 21:28 ` Thomas Gleixner 2020-08-25 21:28 ` Thomas Gleixner 2020-08-25 21:35 ` Bjorn Helgaas 2020-08-25 21:35 ` Bjorn Helgaas 2020-08-25 21:40 ` Thomas Gleixner 2020-08-25 21:40 ` Thomas Gleixner 2020-08-25 22:03 ` Thomas Gleixner 2020-08-25 22:03 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 31/38] x86/irq: Cleanup the arch_*_msi_irqs() leftovers Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 32/38] x86/irq: Make most MSI ops XEN private Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 33/38] x86/irq: Add DEV_MSI allocation type Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:24 ` [patch RFC 34/38] x86/msi: Let pci_msi_prepare() handle non-PCI MSI Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-25 20:24 ` Bjorn Helgaas 2020-08-25 20:24 ` Bjorn Helgaas 2020-08-25 21:30 ` Thomas Gleixner 2020-08-25 21:30 ` Thomas Gleixner 2020-08-25 21:50 ` Bjorn Helgaas 2020-08-25 21:50 ` Bjorn Helgaas 2020-08-21 0:24 ` [patch RFC 35/38] platform-msi: Provide default irq_chip::ack Thomas Gleixner 2020-08-21 0:24 ` Thomas Gleixner 2020-08-21 0:25 ` [patch RFC 36/38] platform-msi: Add device MSI infrastructure Thomas Gleixner 2020-08-21 0:25 ` Thomas Gleixner 2020-08-21 0:25 ` [patch RFC 37/38] irqdomain/msi: Provide msi_alloc/free_store() callbacks Thomas Gleixner 2020-08-21 0:25 ` Thomas Gleixner 2020-08-21 0:25 ` [patch RFC 38/38] irqchip: Add IMS array driver - NOT FOR MERGING Thomas Gleixner 2020-08-21 0:25 ` Thomas Gleixner 2020-08-21 8:48 ` kernel test robot 2020-08-21 12:45 ` Jason Gunthorpe 2020-08-21 12:45 ` Jason Gunthorpe 2020-08-21 19:47 ` Thomas Gleixner 2020-08-21 19:47 ` Thomas Gleixner 2020-08-21 20:17 ` Jason Gunthorpe 2020-08-21 20:17 ` Jason Gunthorpe 2020-08-21 23:47 ` Thomas Gleixner 2020-08-21 23:47 ` Thomas Gleixner 2020-08-22 0:51 ` Jason Gunthorpe 2020-08-22 0:51 ` Jason Gunthorpe 2020-08-22 1:34 ` Thomas Gleixner 2020-08-22 1:34 ` Thomas Gleixner 2020-08-22 23:05 ` Jason Gunthorpe 2020-08-22 23:05 ` Jason Gunthorpe 2020-08-23 8:03 ` Thomas Gleixner 2020-08-23 8:03 ` Thomas Gleixner 2020-08-22 14:19 ` [patch RFC 00/38] x86, PCI, XEN, genirq ...: Prepare for device MSI Jürgen Groß 2020-08-22 14:19 ` Jürgen Groß
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20200821002946.687087746@linutronix.de \ --to=tglx@linutronix.de \ --cc=alex.williamson@redhat.com \ --cc=baolu.lu@intel.com \ --cc=baolu.lu@linux.intel.com \ --cc=bhelgaas@google.com \ --cc=boris.ostrovsky@oracle.com \ --cc=dan.j.williams@intel.com \ --cc=dave.jiang@intel.com \ --cc=gregkh@linuxfoundation.org \ --cc=haiyangz@microsoft.com \ --cc=iommu@lists.linux-foundation.org \ --cc=jacob.jun.pan@intel.com \ --cc=jgg@mellanox.com \ --cc=jgross@suse.com \ --cc=jonathan.derrick@intel.com \ --cc=joro@8bytes.org \ --cc=kevin.tian@intel.com \ --cc=konrad.wilk@oracle.com \ --cc=kys@microsoft.com \ --cc=linux-hyperv@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-pci@vger.kernel.org \ --cc=lorenzo.pieralisi@arm.com \ --cc=maz@kernel.org \ --cc=megha.dey@intel.com \ --cc=rafael@kernel.org \ --cc=rja@hpe.com \ --cc=sivanich@hpe.com \ --cc=sstabellini@kernel.org \ --cc=steve.wahl@hpe.com \ --cc=sthemmin@microsoft.com \ --cc=wei.liu@kernel.org \ --cc=x86@kernel.org \ --cc=xen-devel@lists.xenproject.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.