All of lore.kernel.org
 help / color / mirror / Atom feed
* [PULL v3 00/20] riscv-to-apply queue
@ 2020-08-22  5:40 Alistair Francis
  2020-08-22  5:40 ` [PULL v3 01/20] target/riscv: Generate nanboxed results from fp helpers Alistair Francis
                   ` (20 more replies)
  0 siblings, 21 replies; 22+ messages in thread
From: Alistair Francis @ 2020-08-22  5:40 UTC (permalink / raw)
  To: qemu-devel; +Cc: alistair23, alistair.francis

The following changes since commit f86d9a093dada588889bde5582c7ec320487c4b8:

  Merge remote-tracking branch 'remotes/stefanha/tags/block-pull-request' into staging (2020-08-21 17:26:52 +0100)

are available in the Git repository at:

  git@github.com:alistair23/qemu.git tags/pull-riscv-to-apply-20200821-1

for you to fetch changes up to 01c41d15de13104774d08e951db24815c8cffc79:

  hw/intc: ibex_plic: Honour source priorities (2020-08-21 22:37:55 -0700)

----------------------------------------------------------------
The first RISC-V PR for the 5.2 window.

This includes:
 - NaNBox fixes
 - Vector extension improvements
 - a L2 cache controller
 - PMP fixes
 - Upgrade to OpenSBI v0.8 and the generic platform
 - Fixes for the Ibex PLIC

----------------------------------------------------------------
Alistair Francis (3):
      hw/intc: ibex_plic: Update the pending irqs
      hw/intc: ibex_plic: Don't allow repeat interrupts on claimed lines
      hw/intc: ibex_plic: Honour source priorities

Bin Meng (7):
      hw/riscv: sifive_u: Add a dummy L2 cache controller device
      configure: Create symbolic links for pc-bios/*.elf files
      roms/opensbi: Upgrade from v0.7 to v0.8
      roms/Makefile: Build the generic platform for RISC-V OpenSBI firmware
      hw/riscv: Use pre-built bios image of generic platform for virt & sifive_u
      hw/riscv: spike: Change the default bios to use generic platform image
      gitlab-ci/opensbi: Update GitLab CI to build generic platform

Hou Weiying (1):
      riscv: Fix bug in setting pmpcfg CSR for RISCV64

LIU Zhiwei (2):
      target/riscv: Clean up fmv.w.x
      target/riscv: check before allocating TCG temps

Richard Henderson (5):
      target/riscv: Generate nanboxed results from fp helpers
      target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_s
      target/riscv: Generate nanboxed results from trans_rvf.inc.c
      target/riscv: Check nanboxed inputs to fp helpers
      target/riscv: Check nanboxed inputs in trans_rvf.inc.c

Zong Li (2):
      target/riscv: Fix the translation of physical address
      target/riscv: Change the TLB page size depends on PMP entries.

 configure                                      |   1 +
 Makefile                                       |   4 +-
 include/hw/intc/ibex_plic.h                    |   1 +
 include/hw/riscv/sifive_u.h                    |   4 +
 target/riscv/internals.h                       |  16 ++++
 target/riscv/pmp.h                             |   2 +
 hw/intc/ibex_plic.c                            |  36 +++++++--
 hw/riscv/sifive_u.c                            |  26 ++++++-
 hw/riscv/spike.c                               |   9 ++-
 hw/riscv/virt.c                                |   4 +-
 target/riscv/cpu_helper.c                      |  15 +++-
 target/riscv/fpu_helper.c                      | 102 ++++++++++++++++---------
 target/riscv/pmp.c                             |  57 +++++++++++++-
 target/riscv/translate.c                       |  29 +++++++
 .gitlab-ci.d/opensbi.yml                       |  28 +++----
 pc-bios/opensbi-riscv32-generic-fw_dynamic.bin | Bin 0 -> 62144 bytes
 pc-bios/opensbi-riscv32-generic-fw_dynamic.elf | Bin 0 -> 558668 bytes
 pc-bios/opensbi-riscv32-sifive_u-fw_jump.bin   | Bin 49520 -> 0 bytes
 pc-bios/opensbi-riscv32-virt-fw_jump.bin       | Bin 49504 -> 0 bytes
 pc-bios/opensbi-riscv64-generic-fw_dynamic.bin | Bin 0 -> 70792 bytes
 pc-bios/opensbi-riscv64-generic-fw_dynamic.elf | Bin 0 -> 620424 bytes
 pc-bios/opensbi-riscv64-sifive_u-fw_jump.bin   | Bin 57936 -> 0 bytes
 pc-bios/opensbi-riscv64-virt-fw_jump.bin       | Bin 57920 -> 0 bytes
 roms/Makefile                                  |  32 +++-----
 roms/opensbi                                   |   2 +-
 target/riscv/insn_trans/trans_rvd.c.inc        |   8 +-
 target/riscv/insn_trans/trans_rvf.c.inc        |  99 +++++++++++++++---------
 27 files changed, 338 insertions(+), 137 deletions(-)
 create mode 100644 pc-bios/opensbi-riscv32-generic-fw_dynamic.bin
 create mode 100644 pc-bios/opensbi-riscv32-generic-fw_dynamic.elf
 delete mode 100644 pc-bios/opensbi-riscv32-sifive_u-fw_jump.bin
 delete mode 100644 pc-bios/opensbi-riscv32-virt-fw_jump.bin
 create mode 100644 pc-bios/opensbi-riscv64-generic-fw_dynamic.bin
 create mode 100644 pc-bios/opensbi-riscv64-generic-fw_dynamic.elf
 delete mode 100644 pc-bios/opensbi-riscv64-sifive_u-fw_jump.bin
 delete mode 100644 pc-bios/opensbi-riscv64-virt-fw_jump.bin


^ permalink raw reply	[flat|nested] 22+ messages in thread

end of thread, other threads:[~2020-08-23 13:54 UTC | newest]

Thread overview: 22+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-08-22  5:40 [PULL v3 00/20] riscv-to-apply queue Alistair Francis
2020-08-22  5:40 ` [PULL v3 01/20] target/riscv: Generate nanboxed results from fp helpers Alistair Francis
2020-08-22  5:40 ` [PULL v3 02/20] target/riscv: Generalize gen_nanbox_fpr to gen_nanbox_s Alistair Francis
2020-08-22  5:40 ` [PULL v3 03/20] target/riscv: Generate nanboxed results from trans_rvf.inc.c Alistair Francis
2020-08-22  5:40 ` [PULL v3 04/20] target/riscv: Check nanboxed inputs to fp helpers Alistair Francis
2020-08-22  5:40 ` [PULL v3 05/20] target/riscv: Check nanboxed inputs in trans_rvf.inc.c Alistair Francis
2020-08-22  5:40 ` [PULL v3 06/20] target/riscv: Clean up fmv.w.x Alistair Francis
2020-08-22  5:40 ` [PULL v3 07/20] target/riscv: check before allocating TCG temps Alistair Francis
2020-08-22  5:40 ` [PULL v3 08/20] hw/riscv: sifive_u: Add a dummy L2 cache controller device Alistair Francis
2020-08-22  5:40 ` [PULL v3 09/20] riscv: Fix bug in setting pmpcfg CSR for RISCV64 Alistair Francis
2020-08-22  5:40 ` [PULL v3 10/20] configure: Create symbolic links for pc-bios/*.elf files Alistair Francis
2020-08-22  5:40 ` [PULL v3 11/20] roms/opensbi: Upgrade from v0.7 to v0.8 Alistair Francis
2020-08-22  5:40 ` [PULL v3 12/20] roms/Makefile: Build the generic platform for RISC-V OpenSBI firmware Alistair Francis
2020-08-22  5:40 ` [PULL v3 13/20] hw/riscv: Use pre-built bios image of generic platform for virt & sifive_u Alistair Francis
2020-08-22  5:40 ` [PULL v3 14/20] hw/riscv: spike: Change the default bios to use generic platform image Alistair Francis
2020-08-22  5:40 ` [PULL v3 15/20] gitlab-ci/opensbi: Update GitLab CI to build generic platform Alistair Francis
2020-08-22  5:40 ` [PULL v3 16/20] target/riscv: Fix the translation of physical address Alistair Francis
2020-08-22  5:40 ` [PULL v3 17/20] target/riscv: Change the TLB page size depends on PMP entries Alistair Francis
2020-08-22  5:40 ` [PULL v3 18/20] hw/intc: ibex_plic: Update the pending irqs Alistair Francis
2020-08-22  5:41 ` [PULL v3 19/20] hw/intc: ibex_plic: Don't allow repeat interrupts on claimed lines Alistair Francis
2020-08-22  5:41 ` [PULL v3 20/20] hw/intc: ibex_plic: Honour source priorities Alistair Francis
2020-08-23 13:53 ` [PULL v3 00/20] riscv-to-apply queue Peter Maydell

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.