* [radeon-alex:amd-20.45 2113/2417] drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: warning: initialized field overwritten
@ 2020-11-22 0:16 ` kernel test robot
0 siblings, 0 replies; 2+ messages in thread
From: kernel test robot @ 2020-11-22 0:16 UTC (permalink / raw)
To: Bhawanpreet Lakha; +Cc: Gerrit Cr, Mikita Lipski, kbuild-all, dri-devel
[-- Attachment #1: Type: text/plain, Size: 23558 bytes --]
tree: git://people.freedesktop.org/~agd5f/linux.git amd-20.45
head: 1807abbb3a7f17fc931a15d7fd4365ea148c6bb1
commit: 24a52b0a25c5c311e471b0552284d8c359ca7047 [2113/2417] drm/amd/display: Add dsc_to_stream_resource for dcn3
config: i386-randconfig-a003-20201120 (attached as .config)
compiler: gcc-9 (Debian 9.3.0-15) 9.3.0
reproduce (this is a W=1 build):
git remote add radeon-alex git://people.freedesktop.org/~agd5f/linux.git
git fetch --no-tags radeon-alex amd-20.45
git checkout 24a52b0a25c5c311e471b0552284d8c359ca7047
# save the attached .config to linux build tree
make W=1 ARCH=i386
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@intel.com>
All warnings (new ones prefixed by >>):
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2147:56: error: 'struct clk_mgr' has no member named 'bw_params'
2147 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_B].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2154:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2154 | context->bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2155:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2155 | context->bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2156:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2156 | context->bw_ctx.bw.dcn.watermarks.b.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2166:17: error: 'struct clk_mgr' has no member named 'bw_params'
2166 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].valid) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2166:50: error: 'WM_C' undeclared (first use in this function)
2166 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].valid) {
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2167:69: error: 'struct clk_mgr' has no member named 'bw_params'
2167 | context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.pstate_latency_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2168:67: error: 'struct clk_mgr' has no member named 'bw_params'
2168 | context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.sr_enter_plus_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2169:56: error: 'struct clk_mgr' has no member named 'bw_params'
2169 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2176:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2176 | context->bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2177:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2177 | context->bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2178:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2178 | context->bw_ctx.bw.dcn.watermarks.c.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2185:17: error: 'struct clk_mgr' has no member named 'bw_params'
2185 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].valid) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2185:50: error: 'WM_D' undeclared (first use in this function)
2185 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].valid) {
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2186:69: error: 'struct clk_mgr' has no member named 'bw_params'
2186 | context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2187:67: error: 'struct clk_mgr' has no member named 'bw_params'
2187 | context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2188:56: error: 'struct clk_mgr' has no member named 'bw_params'
2188 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2195:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2195 | context->bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2196:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2196 | context->bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2197:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2197 | context->bw_ctx.bw.dcn.watermarks.d.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2205:17: error: 'struct clk_mgr' has no member named 'bw_params'
2205 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].valid) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2205:50: error: 'WM_A' undeclared (first use in this function)
2205 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].valid) {
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2206:69: error: 'struct clk_mgr' has no member named 'bw_params'
2206 | context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2207:67: error: 'struct clk_mgr' has no member named 'bw_params'
2207 | context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.sr_enter_plus_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2208:56: error: 'struct clk_mgr' has no member named 'bw_params'
2208 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2215:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2215 | context->bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2216:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2216 | context->bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2217:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2217 | context->bw_ctx.bw.dcn.watermarks.a.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c: At top level:
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2313:64: warning: 'struct clk_bw_params' declared inside parameter list will not be visible outside of this definition or declaration
2313 | static void dcn30_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)
| ^~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c: In function 'dcn30_update_bw_bounding_box':
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2336:15: error: dereferencing pointer to incomplete type 'struct clk_bw_params'
2336 | if (bw_params->clk_table.entries[0].memclk_mhz) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c: At top level:
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:3: error: 'struct resource_funcs' has no member named 'update_bw_bounding_box'
2448 | .update_bw_bounding_box = dcn30_update_bw_bounding_box,
| ^~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: error: initialization of 'enum dc_status (*)(struct dc *, struct dc_state *, struct dc_stream_state *)' from incompatible pointer type 'void (*)(struct dc *, struct clk_bw_params *)' [-Werror=incompatible-pointer-types]
2448 | .update_bw_bounding_box = dcn30_update_bw_bounding_box,
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: note: (near initialization for 'dcn30_res_pool_funcs.add_dsc_to_stream_resource')
>> drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: warning: initialized field overwritten [-Woverride-init]
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: note: (near initialization for 'dcn30_res_pool_funcs.add_dsc_to_stream_resource')
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:70:
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:193:29: warning: 'VCN_BASE' defined but not used [-Wunused-const-variable=]
193 | static const struct IP_BASE VCN_BASE = { { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:186:29: warning: 'USB0_BASE' defined but not used [-Wunused-const-variable=]
186 | static const struct IP_BASE USB0_BASE = { { { { 0x0242A800, 0x05B00000, 0, 0, 0 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:179:29: warning: 'UMC_BASE' defined but not used [-Wunused-const-variable=]
179 | static const struct IP_BASE UMC_BASE = { { { { 0x00014000, 0x02425800, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:172:29: warning: 'THM_BASE' defined but not used [-Wunused-const-variable=]
172 | static const struct IP_BASE THM_BASE = { { { { 0x00016600, 0x02400C00, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:165:29: warning: 'SMUIO_BASE' defined but not used [-Wunused-const-variable=]
165 | static const struct IP_BASE SMUIO_BASE = { { { { 0x00016800, 0x00016A00, 0x00440000, 0x02401000, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:158:29: warning: 'SDMA1_BASE' defined but not used [-Wunused-const-variable=]
158 | static const struct IP_BASE SDMA1_BASE = { { { { 0x00001260, 0x0000A000, 0x0001C000, 0x02402C00, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:151:29: warning: 'SDMA0_BASE' defined but not used [-Wunused-const-variable=]
151 | static const struct IP_BASE SDMA0_BASE = { { { { 0x00001260, 0x0000A000, 0x0001C000, 0x02402C00, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:144:29: warning: 'PCIE0_BASE' defined but not used [-Wunused-const-variable=]
144 | static const struct IP_BASE PCIE0_BASE = { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:137:29: warning: 'OSSSYS_BASE' defined but not used [-Wunused-const-variable=]
137 | static const struct IP_BASE OSSSYS_BASE = { { { { 0x000010A0, 0x0240A000, 0, 0, 0 } },
| ^~~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:130:29: warning: 'NBIO_BASE' defined but not used [-Wunused-const-variable=]
130 | static const struct IP_BASE NBIO_BASE = { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:123:29: warning: 'MP1_BASE' defined but not used [-Wunused-const-variable=]
123 | static const struct IP_BASE MP1_BASE = { { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:116:29: warning: 'MP0_BASE' defined but not used [-Wunused-const-variable=]
116 | static const struct IP_BASE MP0_BASE = { { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:109:29: warning: 'MMHUB_BASE' defined but not used [-Wunused-const-variable=]
109 | static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:102:29: warning: 'HDP_BASE' defined but not used [-Wunused-const-variable=]
102 | static const struct IP_BASE HDP_BASE = { { { { 0x00000F20, 0x0240A400, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:95:29: warning: 'HDA_BASE' defined but not used [-Wunused-const-variable=]
95 | static const struct IP_BASE HDA_BASE = { { { { 0x004C0000, 0x02404800, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:88:29: warning: 'GC_BASE' defined but not used [-Wunused-const-variable=]
88 | static const struct IP_BASE GC_BASE = { { { { 0x00001260, 0x0000A000, 0x0001C000, 0x02402C00, 0 } },
| ^~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:81:29: warning: 'FUSE_BASE' defined but not used [-Wunused-const-variable=]
81 | static const struct IP_BASE FUSE_BASE = { { { { 0x00017400, 0x02401400, 0, 0, 0 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:74:29: warning: 'DPCS_BASE' defined but not used [-Wunused-const-variable=]
74 | static const struct IP_BASE DPCS_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:67:29: warning: 'DCN_BASE' defined but not used [-Wunused-const-variable=]
67 | static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:60:29: warning: 'DIO_BASE' defined but not used [-Wunused-const-variable=]
60 | static const struct IP_BASE DIO_BASE = { { { { 0x02404000, 0, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:53:29: warning: 'DF_BASE' defined but not used [-Wunused-const-variable=]
53 | static const struct IP_BASE DF_BASE = { { { { 0x00007000, 0x0240B800, 0, 0, 0 } },
| ^~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:46:29: warning: 'CLK_BASE' defined but not used [-Wunused-const-variable=]
46 | static const struct IP_BASE CLK_BASE = { { { { 0x00016C00, 0x02401800, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:39:29: warning: 'ATHUB_BASE' defined but not used [-Wunused-const-variable=]
39 | static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C00, 0x02408C00, 0, 0, 0 } },
| ^~~~~~~~~~
In file included from drivers/gpu/drm/amd/display/dc/inc/core_types.h:88,
from drivers/gpu/drm/amd/display/dc/inc/resource.h:28,
from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:32:
drivers/gpu/drm/amd/display/dc/inc/hw/dpp.h:54:42: warning: 'dpp_input_csc_matrix' defined but not used [-Wunused-const-variable=]
54 | static const struct dpp_input_csc_matrix dpp_input_csc_matrix[] = {
| ^~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/display/dc/inc/core_types.h:32,
from drivers/gpu/drm/amd/display/dc/inc/resource.h:28,
from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:32:
drivers/gpu/drm/amd/display/include/ddc_service_types.h:124:22: warning: 'DP_DVI_CONVERTER_ID_4' defined but not used [-Wunused-const-variable=]
124 | static const uint8_t DP_DVI_CONVERTER_ID_4[] = "m2DVIa";
| ^~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/display/include/ddc_service_types.h:122:22: warning: 'DP_VGA_LVDS_CONVERTER_ID_3' defined but not used [-Wunused-const-variable=]
122 | static const uint8_t DP_VGA_LVDS_CONVERTER_ID_3[] = "dnomlA";
| ^~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/display/include/ddc_service_types.h:120:22: warning: 'DP_VGA_LVDS_CONVERTER_ID_2' defined but not used [-Wunused-const-variable=]
120 | static const uint8_t DP_VGA_LVDS_CONVERTER_ID_2[] = "sivarT";
| ^~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/backport/include/kcl/kcl_amdgpu.h:6,
from drivers/gpu/drm/amd/backport/backport.h:18,
from <command-line>:
drivers/gpu/drm/amd/amdgpu/amdgpu.h:195:19: warning: 'debug_evictions' defined but not used [-Wunused-const-variable=]
195 | static const bool debug_evictions; /* = false */
| ^~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/amdgpu.h:194:18: warning: 'sched_policy' defined but not used [-Wunused-const-variable=]
194 | static const int sched_policy = KFD_SCHED_POLICY_HWS;
| ^~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/display/dc/dc_types.h:33,
from drivers/gpu/drm/amd/display/dc/dm_services_types.h:30,
vim +2448 drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2432
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2433 static struct resource_funcs dcn30_res_pool_funcs = {
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2434 .destroy = dcn30_destroy_resource_pool,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2435 .link_enc_create = dcn30_link_encoder_create,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2436 .panel_cntl_create = dcn30_panel_cntl_create,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2437 .validate_bandwidth = dcn30_validate_bandwidth,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2438 .populate_dml_pipes = dcn30_populate_dml_pipes_from_context,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2439 .acquire_idle_pipe_for_layer = dcn20_acquire_idle_pipe_for_layer,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2440 .add_stream_to_ctx = dcn30_add_stream_to_ctx,
24a52b0a25c5c3 Bhawanpreet Lakha 2020-08-11 2441 .add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2442 .remove_stream_from_ctx = dcn20_remove_stream_from_ctx,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2443 .populate_dml_writeback_from_context = dcn30_populate_dml_writeback_from_context,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2444 .set_mcif_arb_params = dcn30_set_mcif_arb_params,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2445 .find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2446 .acquire_post_bldn_3dlut = dcn30_acquire_post_bldn_3dlut,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2447 .release_post_bldn_3dlut = dcn30_release_post_bldn_3dlut,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 @2448 .update_bw_bounding_box = dcn30_update_bw_bounding_box,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2449 .patch_unknown_plane_state = dcn20_patch_unknown_plane_state,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2450 };
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2451
:::::: The code at line 2448 was first introduced by commit
:::::: 518da2fa53c1ba43b4e86ffe02599484b01d12fa drm/amd/display: Add DCN3 Resource
:::::: TO: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
:::::: CC: Yang Xiong <Yang.Xiong@amd.com>
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all@lists.01.org
[-- Attachment #2: .config.gz --]
[-- Type: application/gzip, Size: 32710 bytes --]
[-- Attachment #3: Type: text/plain, Size: 160 bytes --]
_______________________________________________
dri-devel mailing list
dri-devel@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/dri-devel
^ permalink raw reply [flat|nested] 2+ messages in thread
* [radeon-alex:amd-20.45 2113/2417] drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: warning: initialized field overwritten
@ 2020-11-22 0:16 ` kernel test robot
0 siblings, 0 replies; 2+ messages in thread
From: kernel test robot @ 2020-11-22 0:16 UTC (permalink / raw)
To: kbuild-all
[-- Attachment #1: Type: text/plain, Size: 23811 bytes --]
tree: git://people.freedesktop.org/~agd5f/linux.git amd-20.45
head: 1807abbb3a7f17fc931a15d7fd4365ea148c6bb1
commit: 24a52b0a25c5c311e471b0552284d8c359ca7047 [2113/2417] drm/amd/display: Add dsc_to_stream_resource for dcn3
config: i386-randconfig-a003-20201120 (attached as .config)
compiler: gcc-9 (Debian 9.3.0-15) 9.3.0
reproduce (this is a W=1 build):
git remote add radeon-alex git://people.freedesktop.org/~agd5f/linux.git
git fetch --no-tags radeon-alex amd-20.45
git checkout 24a52b0a25c5c311e471b0552284d8c359ca7047
# save the attached .config to linux build tree
make W=1 ARCH=i386
If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@intel.com>
All warnings (new ones prefixed by >>):
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2147:56: error: 'struct clk_mgr' has no member named 'bw_params'
2147 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_B].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2154:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2154 | context->bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2155:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2155 | context->bw_ctx.bw.dcn.watermarks.b.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2156:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2156 | context->bw_ctx.bw.dcn.watermarks.b.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2166:17: error: 'struct clk_mgr' has no member named 'bw_params'
2166 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].valid) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2166:50: error: 'WM_C' undeclared (first use in this function)
2166 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].valid) {
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2167:69: error: 'struct clk_mgr' has no member named 'bw_params'
2167 | context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.pstate_latency_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2168:67: error: 'struct clk_mgr' has no member named 'bw_params'
2168 | context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.sr_enter_plus_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2169:56: error: 'struct clk_mgr' has no member named 'bw_params'
2169 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_C].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2176:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2176 | context->bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2177:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2177 | context->bw_ctx.bw.dcn.watermarks.c.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2178:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2178 | context->bw_ctx.bw.dcn.watermarks.c.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2185:17: error: 'struct clk_mgr' has no member named 'bw_params'
2185 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].valid) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2185:50: error: 'WM_D' undeclared (first use in this function)
2185 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].valid) {
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2186:69: error: 'struct clk_mgr' has no member named 'bw_params'
2186 | context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.pstate_latency_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2187:67: error: 'struct clk_mgr' has no member named 'bw_params'
2187 | context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_enter_plus_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2188:56: error: 'struct clk_mgr' has no member named 'bw_params'
2188 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_D].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2195:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2195 | context->bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2196:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2196 | context->bw_ctx.bw.dcn.watermarks.d.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2197:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2197 | context->bw_ctx.bw.dcn.watermarks.d.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2205:17: error: 'struct clk_mgr' has no member named 'bw_params'
2205 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].valid) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2205:50: error: 'WM_A' undeclared (first use in this function)
2205 | if (dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].valid) {
| ^~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2206:69: error: 'struct clk_mgr' has no member named 'bw_params'
2206 | context->bw_ctx.dml.soc.dram_clock_change_latency_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.pstate_latency_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2207:67: error: 'struct clk_mgr' has no member named 'bw_params'
2207 | context->bw_ctx.dml.soc.sr_enter_plus_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.sr_enter_plus_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2208:56: error: 'struct clk_mgr' has no member named 'bw_params'
2208 | context->bw_ctx.dml.soc.sr_exit_time_us = dc->clk_mgr->bw_params->wm_table.nv_entries[WM_A].dml_input.sr_exit_time_us;
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2215:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_nom'
2215 | context->bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2216:37: error: 'struct dcn_watermarks' has no member named 'frac_urg_bw_flip'
2216 | context->bw_ctx.bw.dcn.watermarks.a.frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2217:37: error: 'struct dcn_watermarks' has no member named 'urgent_latency_ns'
2217 | context->bw_ctx.bw.dcn.watermarks.a.urgent_latency_ns = get_urgent_latency(&context->bw_ctx.dml, pipes, pipe_cnt) * 1000;
| ^
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c: At top level:
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2313:64: warning: 'struct clk_bw_params' declared inside parameter list will not be visible outside of this definition or declaration
2313 | static void dcn30_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)
| ^~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c: In function 'dcn30_update_bw_bounding_box':
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2336:15: error: dereferencing pointer to incomplete type 'struct clk_bw_params'
2336 | if (bw_params->clk_table.entries[0].memclk_mhz) {
| ^~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c: At top level:
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:3: error: 'struct resource_funcs' has no member named 'update_bw_bounding_box'
2448 | .update_bw_bounding_box = dcn30_update_bw_bounding_box,
| ^~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: error: initialization of 'enum dc_status (*)(struct dc *, struct dc_state *, struct dc_stream_state *)' from incompatible pointer type 'void (*)(struct dc *, struct clk_bw_params *)' [-Werror=incompatible-pointer-types]
2448 | .update_bw_bounding_box = dcn30_update_bw_bounding_box,
| ^~~~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: note: (near initialization for 'dcn30_res_pool_funcs.add_dsc_to_stream_resource')
>> drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: warning: initialized field overwritten [-Woverride-init]
drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: note: (near initialization for 'dcn30_res_pool_funcs.add_dsc_to_stream_resource')
In file included from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:70:
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:193:29: warning: 'VCN_BASE' defined but not used [-Wunused-const-variable=]
193 | static const struct IP_BASE VCN_BASE = { { { { 0x00007800, 0x00007E00, 0x02403000, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:186:29: warning: 'USB0_BASE' defined but not used [-Wunused-const-variable=]
186 | static const struct IP_BASE USB0_BASE = { { { { 0x0242A800, 0x05B00000, 0, 0, 0 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:179:29: warning: 'UMC_BASE' defined but not used [-Wunused-const-variable=]
179 | static const struct IP_BASE UMC_BASE = { { { { 0x00014000, 0x02425800, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:172:29: warning: 'THM_BASE' defined but not used [-Wunused-const-variable=]
172 | static const struct IP_BASE THM_BASE = { { { { 0x00016600, 0x02400C00, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:165:29: warning: 'SMUIO_BASE' defined but not used [-Wunused-const-variable=]
165 | static const struct IP_BASE SMUIO_BASE = { { { { 0x00016800, 0x00016A00, 0x00440000, 0x02401000, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:158:29: warning: 'SDMA1_BASE' defined but not used [-Wunused-const-variable=]
158 | static const struct IP_BASE SDMA1_BASE = { { { { 0x00001260, 0x0000A000, 0x0001C000, 0x02402C00, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:151:29: warning: 'SDMA0_BASE' defined but not used [-Wunused-const-variable=]
151 | static const struct IP_BASE SDMA0_BASE = { { { { 0x00001260, 0x0000A000, 0x0001C000, 0x02402C00, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:144:29: warning: 'PCIE0_BASE' defined but not used [-Wunused-const-variable=]
144 | static const struct IP_BASE PCIE0_BASE = { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:137:29: warning: 'OSSSYS_BASE' defined but not used [-Wunused-const-variable=]
137 | static const struct IP_BASE OSSSYS_BASE = { { { { 0x000010A0, 0x0240A000, 0, 0, 0 } },
| ^~~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:130:29: warning: 'NBIO_BASE' defined but not used [-Wunused-const-variable=]
130 | static const struct IP_BASE NBIO_BASE = { { { { 0x00000000, 0x00000014, 0x00000D20, 0x00010400, 0x0241B000 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:123:29: warning: 'MP1_BASE' defined but not used [-Wunused-const-variable=]
123 | static const struct IP_BASE MP1_BASE = { { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:116:29: warning: 'MP0_BASE' defined but not used [-Wunused-const-variable=]
116 | static const struct IP_BASE MP0_BASE = { { { { 0x00016000, 0x00DC0000, 0x00E00000, 0x00E40000, 0x0243FC00 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:109:29: warning: 'MMHUB_BASE' defined but not used [-Wunused-const-variable=]
109 | static const struct IP_BASE MMHUB_BASE = { { { { 0x0001A000, 0x02408800, 0, 0, 0 } },
| ^~~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:102:29: warning: 'HDP_BASE' defined but not used [-Wunused-const-variable=]
102 | static const struct IP_BASE HDP_BASE = { { { { 0x00000F20, 0x0240A400, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:95:29: warning: 'HDA_BASE' defined but not used [-Wunused-const-variable=]
95 | static const struct IP_BASE HDA_BASE = { { { { 0x004C0000, 0x02404800, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:88:29: warning: 'GC_BASE' defined but not used [-Wunused-const-variable=]
88 | static const struct IP_BASE GC_BASE = { { { { 0x00001260, 0x0000A000, 0x0001C000, 0x02402C00, 0 } },
| ^~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:81:29: warning: 'FUSE_BASE' defined but not used [-Wunused-const-variable=]
81 | static const struct IP_BASE FUSE_BASE = { { { { 0x00017400, 0x02401400, 0, 0, 0 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:74:29: warning: 'DPCS_BASE' defined but not used [-Wunused-const-variable=]
74 | static const struct IP_BASE DPCS_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },
| ^~~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:67:29: warning: 'DCN_BASE' defined but not used [-Wunused-const-variable=]
67 | static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02403C00 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:60:29: warning: 'DIO_BASE' defined but not used [-Wunused-const-variable=]
60 | static const struct IP_BASE DIO_BASE = { { { { 0x02404000, 0, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:53:29: warning: 'DF_BASE' defined but not used [-Wunused-const-variable=]
53 | static const struct IP_BASE DF_BASE = { { { { 0x00007000, 0x0240B800, 0, 0, 0 } },
| ^~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:46:29: warning: 'CLK_BASE' defined but not used [-Wunused-const-variable=]
46 | static const struct IP_BASE CLK_BASE = { { { { 0x00016C00, 0x02401800, 0, 0, 0 } },
| ^~~~~~~~
drivers/gpu/drm/amd/include/sienna_cichlid_ip_offset.h:39:29: warning: 'ATHUB_BASE' defined but not used [-Wunused-const-variable=]
39 | static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C00, 0x02408C00, 0, 0, 0 } },
| ^~~~~~~~~~
In file included from drivers/gpu/drm/amd/display/dc/inc/core_types.h:88,
from drivers/gpu/drm/amd/display/dc/inc/resource.h:28,
from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:32:
drivers/gpu/drm/amd/display/dc/inc/hw/dpp.h:54:42: warning: 'dpp_input_csc_matrix' defined but not used [-Wunused-const-variable=]
54 | static const struct dpp_input_csc_matrix dpp_input_csc_matrix[] = {
| ^~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/display/dc/inc/core_types.h:32,
from drivers/gpu/drm/amd/display/dc/inc/resource.h:28,
from drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:32:
drivers/gpu/drm/amd/display/include/ddc_service_types.h:124:22: warning: 'DP_DVI_CONVERTER_ID_4' defined but not used [-Wunused-const-variable=]
124 | static const uint8_t DP_DVI_CONVERTER_ID_4[] = "m2DVIa";
| ^~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/display/include/ddc_service_types.h:122:22: warning: 'DP_VGA_LVDS_CONVERTER_ID_3' defined but not used [-Wunused-const-variable=]
122 | static const uint8_t DP_VGA_LVDS_CONVERTER_ID_3[] = "dnomlA";
| ^~~~~~~~~~~~~~~~~~~~~~~~~~
drivers/gpu/drm/amd/display/include/ddc_service_types.h:120:22: warning: 'DP_VGA_LVDS_CONVERTER_ID_2' defined but not used [-Wunused-const-variable=]
120 | static const uint8_t DP_VGA_LVDS_CONVERTER_ID_2[] = "sivarT";
| ^~~~~~~~~~~~~~~~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/backport/include/kcl/kcl_amdgpu.h:6,
from drivers/gpu/drm/amd/backport/backport.h:18,
from <command-line>:
drivers/gpu/drm/amd/amdgpu/amdgpu.h:195:19: warning: 'debug_evictions' defined but not used [-Wunused-const-variable=]
195 | static const bool debug_evictions; /* = false */
| ^~~~~~~~~~~~~~~
drivers/gpu/drm/amd/amdgpu/amdgpu.h:194:18: warning: 'sched_policy' defined but not used [-Wunused-const-variable=]
194 | static const int sched_policy = KFD_SCHED_POLICY_HWS;
| ^~~~~~~~~~~~
In file included from drivers/gpu/drm/amd/display/dc/dc_types.h:33,
from drivers/gpu/drm/amd/display/dc/dm_services_types.h:30,
vim +2448 drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2432
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2433 static struct resource_funcs dcn30_res_pool_funcs = {
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2434 .destroy = dcn30_destroy_resource_pool,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2435 .link_enc_create = dcn30_link_encoder_create,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2436 .panel_cntl_create = dcn30_panel_cntl_create,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2437 .validate_bandwidth = dcn30_validate_bandwidth,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2438 .populate_dml_pipes = dcn30_populate_dml_pipes_from_context,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2439 .acquire_idle_pipe_for_layer = dcn20_acquire_idle_pipe_for_layer,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2440 .add_stream_to_ctx = dcn30_add_stream_to_ctx,
24a52b0a25c5c3 Bhawanpreet Lakha 2020-08-11 2441 .add_dsc_to_stream_resource = dcn20_add_dsc_to_stream_resource,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2442 .remove_stream_from_ctx = dcn20_remove_stream_from_ctx,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2443 .populate_dml_writeback_from_context = dcn30_populate_dml_writeback_from_context,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2444 .set_mcif_arb_params = dcn30_set_mcif_arb_params,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2445 .find_first_free_match_stream_enc_for_link = dcn10_find_first_free_match_stream_enc_for_link,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2446 .acquire_post_bldn_3dlut = dcn30_acquire_post_bldn_3dlut,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2447 .release_post_bldn_3dlut = dcn30_release_post_bldn_3dlut,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 @2448 .update_bw_bounding_box = dcn30_update_bw_bounding_box,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2449 .patch_unknown_plane_state = dcn20_patch_unknown_plane_state,
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2450 };
518da2fa53c1ba Bhawanpreet Lakha 2020-05-21 2451
:::::: The code at line 2448 was first introduced by commit
:::::: 518da2fa53c1ba43b4e86ffe02599484b01d12fa drm/amd/display: Add DCN3 Resource
:::::: TO: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com>
:::::: CC: Yang Xiong <Yang.Xiong@amd.com>
---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all(a)lists.01.org
[-- Attachment #2: config.gz --]
[-- Type: application/gzip, Size: 32710 bytes --]
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2020-11-22 0:16 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-11-22 0:16 [radeon-alex:amd-20.45 2113/2417] drivers/gpu/drm/amd/amdgpu/../display/dc/dcn30/dcn30_resource.c:2448:28: warning: initialized field overwritten kernel test robot
2020-11-22 0:16 ` kernel test robot
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.