* [PATCH v3 0/2] add support for Compulab iot-gate-imx8
@ 2020-12-06 19:43 Ying-Chun Liu
2020-12-06 19:43 ` [PATCH v3 1/2] arm: dts: add imx8mm-cl-iot-gate dts file Ying-Chun Liu
2020-12-06 19:43 ` [PATCH v3 2/2] arm: imx8m: add support for Compulab iot-gate-imx8 (imx8mm-cl-iot-gate) Ying-Chun Liu
0 siblings, 2 replies; 4+ messages in thread
From: Ying-Chun Liu @ 2020-12-06 19:43 UTC (permalink / raw)
To: u-boot
From: "Ying-Chun Liu (PaulLiu)" <paul.liu@linaro.org>
Add initial support for Compulab iot-gate-imx8 board (imx8mm-cl-iot-gate).
The initial support includes:
- MMC
- eMMC
- I2C
- FEC
- Serial console
Ying-Chun Liu (PaulLiu) (2):
arm: dts: add imx8mm-cl-iot-gate dts file
arm: imx8m: add support for Compulab iot-gate-imx8
(imx8mm-cl-iot-gate)
arch/arm/dts/Makefile | 2 +
arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi | 131 ++
arch/arm/dts/imx8mm-cl-iot-gate.dts | 550 +++++
arch/arm/mach-imx/imx8m/Kconfig | 8 +
board/compulab/imx8mm-cl-iot-gate/Kconfig | 12 +
board/compulab/imx8mm-cl-iot-gate/MAINTAINERS | 6 +
board/compulab/imx8mm-cl-iot-gate/Makefile | 13 +
.../compulab/imx8mm-cl-iot-gate/ddr/Makefile | 8 +
board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c | 211 ++
board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h | 26 +
.../ddr/lpddr4_timing_01061010.1_2.c | 1848 +++++++++++++++++
.../ddr/lpddr4_timing_01061010.c | 1847 ++++++++++++++++
.../ddr/lpddr4_timing_ff000110.c | 1847 ++++++++++++++++
.../ddr/lpddr4_timing_ff020008.c | 1847 ++++++++++++++++
.../imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c | 69 +
board/compulab/imx8mm-cl-iot-gate/spl.c | 187 ++
configs/imx8mm-cl-iot-gate_defconfig | 130 ++
include/configs/imx8mm-cl-iot-gate.h | 190 ++
18 files changed, 8932 insertions(+)
create mode 100644 arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
create mode 100644 arch/arm/dts/imx8mm-cl-iot-gate.dts
create mode 100644 board/compulab/imx8mm-cl-iot-gate/Kconfig
create mode 100644 board/compulab/imx8mm-cl-iot-gate/MAINTAINERS
create mode 100644 board/compulab/imx8mm-cl-iot-gate/Makefile
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/Makefile
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.1_2.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff000110.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff020008.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/spl.c
create mode 100644 configs/imx8mm-cl-iot-gate_defconfig
create mode 100644 include/configs/imx8mm-cl-iot-gate.h
--
2.29.2
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH v3 1/2] arm: dts: add imx8mm-cl-iot-gate dts file
2020-12-06 19:43 [PATCH v3 0/2] add support for Compulab iot-gate-imx8 Ying-Chun Liu
@ 2020-12-06 19:43 ` Ying-Chun Liu
2020-12-06 22:15 ` Peter Robinson
2020-12-06 19:43 ` [PATCH v3 2/2] arm: imx8m: add support for Compulab iot-gate-imx8 (imx8mm-cl-iot-gate) Ying-Chun Liu
1 sibling, 1 reply; 4+ messages in thread
From: Ying-Chun Liu @ 2020-12-06 19:43 UTC (permalink / raw)
To: u-boot
From: "Ying-Chun Liu (PaulLiu)" <paul.liu@linaro.org>
Add board dts for imx8mm-cl-iot-gate
Signed-off-by: Kirill Kapranov <kirill.kapranov@compulab.co.il>
Signed-off-by: Uri Mashiach <uri.mashiach@compulab.co.il>
Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
Signed-off-by: Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>
Cc: Peter Robinson <pbrobinson@gmail.com>
---
arch/arm/dts/Makefile | 2 +
arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi | 131 +++++
arch/arm/dts/imx8mm-cl-iot-gate.dts | 550 ++++++++++++++++++++
3 files changed, 683 insertions(+)
create mode 100644 arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
create mode 100644 arch/arm/dts/imx8mm-cl-iot-gate.dts
diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index e2e8a5fb7a..d00ecb88e0 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -1003,6 +1003,8 @@ dtb-$(CONFIG_TARGET_DURIAN) += phytium-durian.dtb
dtb-$(CONFIG_TARGET_PRESIDIO_ASIC) += ca-presidio-engboard.dtb
+dtb-$(CONFIG_TARGET_IMX8MM_CL_IOT_GATE) += imx8mm-cl-iot-gate.dtb
+
targets += $(dtb-y)
# Add any required device tree compiler flags here
diff --git a/arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi b/arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
new file mode 100644
index 0000000000..a36147eb11
--- /dev/null
+++ b/arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
@@ -0,0 +1,131 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ */
+
+/ {
+ wdt-reboot {
+ compatible = "wdt-reboot";
+ wdt = <&wdog1>;
+ u-boot,dm-spl;
+ };
+};
+
+&{/soc at 0} {
+ u-boot,dm-pre-reloc;
+ u-boot,dm-spl;
+};
+
+&clk {
+ u-boot,dm-spl;
+ u-boot,dm-pre-reloc;
+ /delete-property/ assigned-clocks;
+ /delete-property/ assigned-clock-parents;
+ /delete-property/ assigned-clock-rates;
+};
+
+&osc_24m {
+ u-boot,dm-spl;
+ u-boot,dm-pre-reloc;
+};
+
+&aips1 {
+ u-boot,dm-spl;
+ u-boot,dm-pre-reloc;
+};
+
+&aips2 {
+ u-boot,dm-spl;
+};
+
+&aips3 {
+ u-boot,dm-spl;
+};
+
+&iomuxc {
+ u-boot,dm-spl;
+};
+
+&pinctrl_reg_usdhc2_vmmc {
+ u-boot,dm-spl;
+};
+
+&pinctrl_uart3 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2_gpio {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc2 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_usdhc3 {
+ u-boot,dm-spl;
+};
+
+&gpio1 {
+ u-boot,dm-spl;
+};
+
+&gpio2 {
+ u-boot,dm-spl;
+};
+
+&gpio3 {
+ u-boot,dm-spl;
+};
+
+&gpio4 {
+ u-boot,dm-spl;
+};
+
+&gpio5 {
+ u-boot,dm-spl;
+};
+
+&uart3 {
+ u-boot,dm-spl;
+};
+
+&usdhc1 {
+ u-boot,dm-spl;
+};
+
+&usdhc2 {
+ u-boot,dm-spl;
+};
+
+&usdhc3 {
+ u-boot,dm-spl;
+};
+
+&i2c2 {
+ u-boot,dm-spl;
+};
+
+&{/soc at 0/bus at 30800000/i2c at 30a30000/pmic at 4b} {
+ u-boot,dm-spl;
+};
+
+&{/soc at 0/bus at 30800000/i2c at 30a30000/pmic at 4b/regulators} {
+ u-boot,dm-spl;
+};
+
+&pinctrl_i2c2 {
+ u-boot,dm-spl;
+};
+
+&pinctrl_pmic {
+ u-boot,dm-spl;
+};
+
+&fec1 {
+ phy-reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
+};
+
+&wdog1 {
+ u-boot,dm-spl;
+};
diff --git a/arch/arm/dts/imx8mm-cl-iot-gate.dts b/arch/arm/dts/imx8mm-cl-iot-gate.dts
new file mode 100644
index 0000000000..82e9c0f40b
--- /dev/null
+++ b/arch/arm/dts/imx8mm-cl-iot-gate.dts
@@ -0,0 +1,550 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Copyright 2019 NXP
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/usb/pd.h>
+#include "imx8mm.dtsi"
+
+/ {
+ model = "CompuLab IOT-GATE-iMX8";
+ compatible = "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm-evk", "fsl,imx8mm";
+
+ chosen {
+ bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200";
+ stdout-path = &uart3;
+ };
+
+ reg_vusb_5v: regulator-usdhc2 {
+ compatible = "regulator-fixed";
+ regulator-name = "VUSB_5V";
+ regulator-min-microvolt = <5000000>;
+ regulator-max-microvolt = <5000000>;
+ gpio = <&gpio4 28 GPIO_ACTIVE_HIGH>;
+ regulator-boot-on;
+ enable-active-high;
+ };
+
+ reg_usdhc2_vqmmc: regulator-usdhc2_1v8 {
+ compatible = "regulator-fixed";
+ regulator-name = "usdhc2_1v8";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-always-on;
+ };
+
+ reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
+ compatible = "regulator-fixed";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
+ regulator-name = "VSD_3V3";
+ regulator-min-microvolt = <3300000>;
+ regulator-max-microvolt = <3300000>;
+ gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
+ enable-active-high;
+ startup-delay-us = <100>;
+ off-on-delay-us = <12000>;
+ };
+};
+
+&A53_0 {
+ cpu-supply = <&buck2_reg>;
+};
+
+&fec1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_fec1>;
+ phy-mode = "rgmii-id";
+ phy-handle = <ðphy0>;
+ fsl,magic-packet;
+ status = "okay";
+
+ mdio {
+ #address-cells = <1>;
+ #size-cells = <0>;
+
+ ethphy0: ethernet-phy at 0 {
+ compatible = "ethernet-phy-ieee802.3-c22";
+ reg = <0>;
+ at803x,led-act-blind-workaround;
+ at803x,eee-okay;
+ at803x,vddio-1p8v;
+ };
+ };
+};
+
+&i2c1 {
+ clock-frequency = <400000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c1>;
+ status = "okay";
+};
+
+&i2c2 {
+ clock-frequency = <400000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c2>;
+ status = "okay";
+
+ pmic at 4b {
+ compatible = "rohm,bd71837";
+ reg = <0x4b>;
+ pinctrl-0 = <&pinctrl_pmic>;
+ gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>;
+ interrupt-parent = <&gpio1>;
+ interrupts = <3 GPIO_ACTIVE_LOW>;
+
+ gpo {
+ rohm,drv = <0x0C>; /* 0b0000_1100 all gpos with cmos output mode */
+ };
+
+ regulators {
+ bd71837,pmic-buck2-uses-i2c-dvs;
+ bd71837,pmic-buck2-dvs-voltage = <1000000>,
+ <900000>,
+ <0>; /* VDD_ARM: Run-Idle */
+ buck1_reg: BUCK1 {
+ regulator-name = "BUCK1";
+ regulator-min-microvolt = <700000>;
+ regulator-max-microvolt = <1300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ regulator-ramp-delay = <1250>;
+ };
+
+ buck2_reg: BUCK2 {
+ regulator-name = "BUCK2";
+ regulator-min-microvolt = <700000>;
+ regulator-max-microvolt = <1300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ regulator-ramp-delay = <1250>;
+ };
+
+ buck3_reg: BUCK3 {
+ regulator-name = "BUCK3";
+ regulator-min-microvolt = <700000>;
+ regulator-max-microvolt = <1350000>;
+ };
+
+ buck4_reg: BUCK4 {
+ regulator-name = "BUCK4";
+ regulator-min-microvolt = <700000>;
+ regulator-max-microvolt = <1350000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ buck5_reg: BUCK5 {
+ regulator-name = "BUCK5";
+ regulator-min-microvolt = <700000>;
+ regulator-max-microvolt = <1350000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ buck6_reg: BUCK6 {
+ regulator-name = "BUCK6";
+ regulator-min-microvolt = <3000000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ buck7_reg: BUCK7 {
+ regulator-name = "BUCK7";
+ regulator-min-microvolt = <1605000>;
+ regulator-max-microvolt = <1995000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ buck8_reg: BUCK8 {
+ regulator-name = "BUCK8";
+ regulator-min-microvolt = <800000>;
+ regulator-max-microvolt = <1400000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo1_reg: LDO1 {
+ regulator-name = "LDO1";
+ regulator-min-microvolt = <3000000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo2_reg: LDO2 {
+ regulator-name = "LDO2";
+ regulator-min-microvolt = <900000>;
+ regulator-max-microvolt = <900000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo3_reg: LDO3 {
+ regulator-name = "LDO3";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo4_reg: LDO4 {
+ regulator-name = "LDO4";
+ regulator-min-microvolt = <900000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo5_reg: LDO5 {
+ regulator-name = "LDO5";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <3300000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo6_reg: LDO6 {
+ regulator-name = "LDO6";
+ regulator-min-microvolt = <900000>;
+ regulator-max-microvolt = <1800000>;
+ regulator-boot-on;
+ regulator-always-on;
+ };
+
+ ldo7_reg: LDO7 {
+ regulator-name = "LDO7";
+ regulator-min-microvolt = <1800000>;
+ regulator-max-microvolt = <3300000>;
+ };
+ };
+ };
+
+ ptn5110: tcpc at 50 {
+ compatible = "nxp,ptn5110";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_typec1>;
+ reg = <0x50>;
+ interrupt-parent = <&gpio2>;
+ interrupts = <11 8>;
+ status = "okay";
+
+ port {
+ typec1_dr_sw: endpoint {
+ remote-endpoint = <&usb1_drd_sw>;
+ };
+ };
+
+ typec1_con: connector {
+ compatible = "usb-c-connector";
+ label = "USB-C";
+ power-role = "dual";
+ data-role = "dual";
+ try-power-role = "sink";
+ source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
+ sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)
+ PDO_VAR(5000, 20000, 3000)>;
+ op-sink-microwatt = <15000000>;
+ self-powered;
+ };
+ };
+};
+
+&i2c3 {
+ clock-frequency = <400000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c3>;
+ status = "disabled";
+};
+
+&i2c4 {/* Expansion connector I2C */
+ clock-frequency = <100000>;
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_i2c4>;
+ status = "okay";
+
+ pca9555: gpio at 22 {
+ compatible = "nxp,pca9555";
+ reg = <0x22>;
+ gpio-controller;
+ #gpio-cells = <2>;
+ };
+};
+
+&snvs_pwrkey {
+ status = "okay";
+};
+
+&uart3 { /* console */
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_uart3>;
+ status = "okay";
+};
+
+&usbotg1 {
+ dr_mode = "host";
+ hnp-disable;
+ srp-disable;
+ adp-disable;
+ usb-role-switch;
+ vbus-supply = <®_vusb_5v>;
+ status = "okay";
+
+ port {
+ usb1_drd_sw: endpoint {
+ remote-endpoint = <&typec1_dr_sw>;
+ };
+ };
+};
+
+&usbotg2 {
+ dr_mode = "host";
+ status = "okay";
+};
+
+&usdhc2 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
+ pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
+ pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
+ cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
+ bus-width = <4>;
+ fsl,wp-controller;
+ vmmc-supply = <®_usdhc2_vmmc>;
+ no-1-8-v;
+ mmc-ddr-1_8v;
+ non-removable;
+ vqmmc-supply = <®_usdhc2_vqmmc>;
+ status = "okay";
+};
+
+&usdhc3 {
+ pinctrl-names = "default", "state_100mhz", "state_200mhz";
+ pinctrl-0 = <&pinctrl_usdhc3>;
+ pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+ pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+ bus-width = <8>;
+ non-removable;
+ status = "okay";
+};
+
+&wdog1 {
+ pinctrl-names = "default";
+ pinctrl-0 = <&pinctrl_wdog>;
+ fsl,ext-reset-output;
+ status = "okay";
+};
+
+&iomuxc {
+ pinctrl-names = "default";
+
+ pinctrl_hog: hoggrp {
+ fsl,pins = <
+ /* USB VBUS enable GPIO */
+ MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x00
+ >;
+ };
+
+ pinctrl_hog_1: hoggrp-1 {
+ fsl,pins = <
+ MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x19
+ MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x140
+ MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x140
+ >;
+ };
+
+ pinctrl_fec1: fec1grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3
+ MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3
+ MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f
+ MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f
+ MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f
+ MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f
+ MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91
+ MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91
+ MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91
+ MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91
+ MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f
+ MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91
+ MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91
+ MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f
+ MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22 0x19
+ >;
+ };
+
+ pinctrl_flexspi0: flexspi0grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c4
+ MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x84
+ MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x84
+ MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x84
+ MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x84
+ MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x84
+ >;
+ };
+
+ pinctrl_i2c1: i2c1grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3
+ MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3
+ >;
+ };
+
+ pinctrl_i2c2: i2c2grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c3
+ MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c3
+ >;
+ };
+
+ pinctrl_i2c3: i2c3grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c3
+ MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3
+ >;
+ };
+
+ pinctrl_i2c4: i2c4grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3
+ MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3
+ >;
+ };
+
+ pinctrl_pmic: pmicirq {
+ fsl,pins = <
+ MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
+ >;
+ };
+
+ pinctrl_typec1: typec1grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11 0x159
+ >;
+ };
+
+ pinctrl_uart3: uart1grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x49
+ MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x49
+ >;
+ };
+
+ pinctrl_uart4: uart4grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B 0x49
+ MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX 0x49
+ MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B 0x49
+ MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX 0x49
+ >;
+ };
+
+ pinctrl_reg_usdhc2_vmmc: regusdhc2vmmc {
+ fsl,pins = <
+ MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
+ >;
+ };
+
+ pinctrl_usdhc2_gpio: usdhc2grpgpio {
+ fsl,pins = <
+ MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
+ >;
+ };
+
+ pinctrl_usdhc2: usdhc2grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190
+ MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0
+ MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0
+ MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0
+ MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0
+ MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0
+ MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
+ >;
+ };
+
+ pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
+ fsl,pins = <
+ MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194
+ MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4
+ MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4
+ MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4
+ MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4
+ MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4
+ MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
+ >;
+ };
+
+ pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
+ fsl,pins = <
+ MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196
+ MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6
+ MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6
+ MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6
+ MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6
+ MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6
+ MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
+ >;
+ };
+
+ pinctrl_usdhc3: usdhc3grp {
+ fsl,pins = <
+ MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000190
+ MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0
+ MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0
+ MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0
+ MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0
+ MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0
+ MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0
+ MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0
+ MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0
+ MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0
+ MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190
+ >;
+ };
+
+ pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
+ fsl,pins = <
+ MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000194
+ MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4
+ MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4
+ MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4
+ MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4
+ MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4
+ MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4
+ MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4
+ MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4
+ MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4
+ MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194
+ >;
+ };
+
+ pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
+ fsl,pins = <
+ MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000196
+ MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6
+ MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6
+ MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6
+ MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6
+ MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6
+ MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6
+ MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6
+ MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6
+ MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6
+ MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196
+ >;
+ };
+
+ pinctrl_wdog: wdoggrp {
+ fsl,pins = <
+ MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
+ >;
+ };
+};
+
--
2.29.2
^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PATCH v3 2/2] arm: imx8m: add support for Compulab iot-gate-imx8 (imx8mm-cl-iot-gate)
2020-12-06 19:43 [PATCH v3 0/2] add support for Compulab iot-gate-imx8 Ying-Chun Liu
2020-12-06 19:43 ` [PATCH v3 1/2] arm: dts: add imx8mm-cl-iot-gate dts file Ying-Chun Liu
@ 2020-12-06 19:43 ` Ying-Chun Liu
1 sibling, 0 replies; 4+ messages in thread
From: Ying-Chun Liu @ 2020-12-06 19:43 UTC (permalink / raw)
To: u-boot
From: "Ying-Chun Liu (PaulLiu)" <paul.liu@linaro.org>
Add initial support for Compulab iot-gate-imx8 board (imx8mm-cl-iot-gate).
The initial support includes:
- MMC
- eMMC
- I2C
- FEC
- Serial console
Signed-off-by: Kirill Kapranov <kirill.kapranov@compulab.co.il>
Signed-off-by: Uri Mashiach <uri.mashiach@compulab.co.il>
Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
Signed-off-by: Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>
Cc: Peter Robinson <pbrobinson@gmail.com>
---
arch/arm/mach-imx/imx8m/Kconfig | 8 +
board/compulab/imx8mm-cl-iot-gate/Kconfig | 12 +
board/compulab/imx8mm-cl-iot-gate/MAINTAINERS | 6 +
board/compulab/imx8mm-cl-iot-gate/Makefile | 13 +
.../compulab/imx8mm-cl-iot-gate/ddr/Makefile | 8 +
board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c | 211 ++
board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h | 26 +
.../ddr/lpddr4_timing_01061010.1_2.c | 1848 +++++++++++++++++
.../ddr/lpddr4_timing_01061010.c | 1847 ++++++++++++++++
.../ddr/lpddr4_timing_ff000110.c | 1847 ++++++++++++++++
.../ddr/lpddr4_timing_ff020008.c | 1847 ++++++++++++++++
.../imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c | 69 +
board/compulab/imx8mm-cl-iot-gate/spl.c | 187 ++
configs/imx8mm-cl-iot-gate_defconfig | 130 ++
include/configs/imx8mm-cl-iot-gate.h | 190 ++
15 files changed, 8249 insertions(+)
create mode 100644 board/compulab/imx8mm-cl-iot-gate/Kconfig
create mode 100644 board/compulab/imx8mm-cl-iot-gate/MAINTAINERS
create mode 100644 board/compulab/imx8mm-cl-iot-gate/Makefile
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/Makefile
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.1_2.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff000110.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff020008.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c
create mode 100644 board/compulab/imx8mm-cl-iot-gate/spl.c
create mode 100644 configs/imx8mm-cl-iot-gate_defconfig
create mode 100644 include/configs/imx8mm-cl-iot-gate.h
diff --git a/arch/arm/mach-imx/imx8m/Kconfig b/arch/arm/mach-imx/imx8m/Kconfig
index 8615dc3bec..287a6f4616 100644
--- a/arch/arm/mach-imx/imx8m/Kconfig
+++ b/arch/arm/mach-imx/imx8m/Kconfig
@@ -77,6 +77,13 @@ config TARGET_PHYCORE_IMX8MM
select IMX8MM
select SUPPORT_SPL
select IMX8M_LPDDR4
+
+config TARGET_IMX8MM_CL_IOT_GATE
+ bool "CompuLab iot-gate-imx8"
+ select IMX8MM
+ select SUPPORT_SPL
+ select IMX8M_LPDDR4
+
endchoice
source "board/freescale/imx8mq_evk/Kconfig"
@@ -88,5 +95,6 @@ source "board/technexion/pico-imx8mq/Kconfig"
source "board/toradex/verdin-imx8mm/Kconfig"
source "board/beacon/imx8mm/Kconfig"
source "board/phytec/phycore_imx8mm/Kconfig"
+source "board/compulab/imx8mm-cl-iot-gate/Kconfig"
endif
diff --git a/board/compulab/imx8mm-cl-iot-gate/Kconfig b/board/compulab/imx8mm-cl-iot-gate/Kconfig
new file mode 100644
index 0000000000..7f5c794bf5
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/Kconfig
@@ -0,0 +1,12 @@
+if TARGET_IMX8MM_CL_IOT_GATE
+
+config SYS_BOARD
+ default "imx8mm-cl-iot-gate"
+
+config SYS_VENDOR
+ default "compulab"
+
+config SYS_CONFIG_NAME
+ default "imx8mm-cl-iot-gate"
+
+endif
diff --git a/board/compulab/imx8mm-cl-iot-gate/MAINTAINERS b/board/compulab/imx8mm-cl-iot-gate/MAINTAINERS
new file mode 100644
index 0000000000..9c6b17095c
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/MAINTAINERS
@@ -0,0 +1,6 @@
+Compulab IOT-GATE-iMX8 BOARD
+M: Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>
+S: Maintained
+F: board/compulab/imx8mm-cl-iot-gate/
+F: include/configs/imx8mm-cl-iot-gate.h
+F: configs/imx8mm-cl-iot-gate_defconfig
diff --git a/board/compulab/imx8mm-cl-iot-gate/Makefile b/board/compulab/imx8mm-cl-iot-gate/Makefile
new file mode 100644
index 0000000000..3a2bfc4dc4
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/Makefile
@@ -0,0 +1,13 @@
+#
+# Copyright 2018 NXP
+# Copyright 2020 Linaro
+#
+# SPDX-License-Identifier: GPL-2.0+
+#
+
+obj-y += imx8mm-cl-iot-gate.o
+
+ifdef CONFIG_SPL_BUILD
+obj-y += spl.o
+obj-y += ddr/
+endif
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/Makefile b/board/compulab/imx8mm-cl-iot-gate/ddr/Makefile
new file mode 100644
index 0000000000..5914796628
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/Makefile
@@ -0,0 +1,8 @@
+obj-y += ddr.o
+obj-y += lpddr4_timing_ff020008.o
+obj-y += lpddr4_timing_ff000110.o
+ifdef CONFIG_TARGET_MCM_IMX8M_MINI
+obj-y += lpddr4_timing_01061010.o
+else
+obj-y += lpddr4_timing_01061010.1_2.o
+endif
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c b/board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c
new file mode 100644
index 0000000000..42dd0dbf18
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/ddr.c
@@ -0,0 +1,211 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2017 NXP
+ * Copyright 2020 Linaro
+ *
+ */
+
+#include <common.h>
+#include <spl.h>
+#include <asm/io.h>
+#include <errno.h>
+#include <command.h>
+#include <asm/io.h>
+#include <asm/arch/lpddr4_define.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/mach-imx/gpio.h>
+#include <asm-generic/gpio.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/imx8mq_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/arch/clock.h>
+#include <asm/mach-imx/gpio.h>
+#include "ddr.h"
+
+static unsigned int lpddr4_mr_read(unsigned int mr_rank, unsigned int mr_addr)
+{
+ unsigned int tmp;
+
+ reg32_write(DRC_PERF_MON_MRR0_DAT(0), 0x1);
+ do {
+ tmp = reg32_read(DDRC_MRSTAT(0));
+ } while (tmp & 0x1);
+
+ reg32_write(DDRC_MRCTRL0(0), (mr_rank << 4) | 0x1);
+ reg32_write(DDRC_MRCTRL1(0), (mr_addr << 8));
+ reg32setbit(DDRC_MRCTRL0(0), 31);
+ do {
+ tmp = reg32_read(DRC_PERF_MON_MRR0_DAT(0));
+ } while ((tmp & 0x8) == 0);
+ tmp = reg32_read(DRC_PERF_MON_MRR1_DAT(0));
+ reg32_write(DRC_PERF_MON_MRR0_DAT(0), 0x4);
+ while (tmp) { //try to find a significant byte in the word
+ if (tmp & 0xff) {
+ tmp &= 0xff;
+ break;
+ }
+ tmp >>= 8;
+ }
+ return tmp;
+}
+
+struct lpddr4_desc {
+ char name[16];
+ unsigned int id;
+ unsigned int size;
+ unsigned int count;
+ /* an optional field
+ * use it if default is not the
+ * 1-st array entry
+ */
+ unsigned int _default;
+ /* An optional field to distiguish DRAM chips that
+ * have different geometry, though return the same MRR.
+ * Default value 0xff
+ */
+ u8 subind;
+ struct dram_timing_info *timing;
+ char *desc[4];
+};
+
+#define DEFAULT (('D' << 24) + ('E' << 16) + ('F' << 8) + 'A')
+static const struct lpddr4_desc lpddr4_array[] = {
+ { .name = "Nanya", .id = 0x05000010, .subind = 0xff,
+ .size = 2048, .count = 1, .timing = &ucm_dram_timing_01061010},
+ { .name = "Samsung", .id = 0x01061010, .subind = 0xff,
+ .size = 2048, .count = 1, .timing = &ucm_dram_timing_01061010},
+ { .name = "Kingston", .id = 0xff000010, .subind = 0x04,
+ .size = 4096, .count = 1, .timing = &ucm_dram_timing_ff000110},
+ { .name = "Kingston", .id = 0xff000010, .subind = 0x02,
+ .size = 2048, .count = 1, .timing = &ucm_dram_timing_01061010},
+ { .name = "Micron", .id = 0xff020008, .subind = 0xff,
+ .size = 2048, .count = 1, .timing = &ucm_dram_timing_ff020008},
+ { .name = "Micron", .id = 0xff000110, .subind = 0xff,
+ .size = 4096, .count = 1, .timing = &ucm_dram_timing_ff000110},
+};
+
+static unsigned int lpddr4_get_mr(void)
+{
+ int i = 0, attempts = 5;
+ unsigned int ddr_info = 0;
+ unsigned int regs[] = { 5, 6, 7, 8 };
+
+ do {
+ for (i = 0 ; i < ARRAY_SIZE(regs) ; i++) {
+ unsigned int data = 0;
+
+ data = lpddr4_mr_read(0xF, regs[i]);
+ ddr_info <<= 8;
+ ddr_info += (data & 0xFF);
+ }
+ if (ddr_info != 0xFFFFFFFF && ddr_info != 0)
+ break; // The attempt was successful
+ } while (--attempts);
+ return ddr_info;
+}
+
+static void spl_tcm_init(struct lpddr4_tcm_desc *lpddr4_tcm_desc)
+{
+ if (lpddr4_tcm_desc->sign == DEFAULT)
+ return;
+
+ lpddr4_tcm_desc->sign = DEFAULT;
+ lpddr4_tcm_desc->index = 0;
+}
+
+static void spl_tcm_fini(struct lpddr4_tcm_desc *lpddr4_tcm_desc)
+{
+ if (lpddr4_tcm_desc->sign != DEFAULT)
+ return;
+
+ lpddr4_tcm_desc->sign = ~DEFAULT;
+ lpddr4_tcm_desc->index = 0;
+}
+
+#define SPL_TCM_DATA 0x7e0000
+#define SPL_TCM_INIT spl_tcm_init(lpddr4_tcm_desc)
+#define SPL_TCM_FINI spl_tcm_fini(lpddr4_tcm_desc)
+
+void spl_dram_init_compulab(void)
+{
+ unsigned int ddr_info = 0xdeadbeef;
+ unsigned int ddr_info_mrr = 0xdeadbeef;
+ unsigned int ddr_found = 0;
+ int i = 0;
+
+ struct lpddr4_tcm_desc *lpddr4_tcm_desc =
+ (struct lpddr4_tcm_desc *)SPL_TCM_DATA;
+
+ if (lpddr4_tcm_desc->sign != DEFAULT) {
+ /* if not in tcm scan mode */
+ for (i = 0; i < ARRAY_SIZE(lpddr4_array); i++) {
+ if (lpddr4_array[i].id == ddr_info &&
+ lpddr4_array[i].subind == 0xff) {
+ ddr_found = 1;
+ break;
+ }
+ }
+ }
+
+ /* Walk trought all available ddr ids and apply
+ * one by one. Save the index@the tcm memory that
+ * persists after the reset.
+ */
+ if (ddr_found == 0) {
+ SPL_TCM_INIT;
+
+ if (lpddr4_tcm_desc->index < ARRAY_SIZE(lpddr4_array)) {
+ printf("DDRINFO: Cfg attempt: [ %d/%lu ]\n",
+ lpddr4_tcm_desc->index + 1,
+ ARRAY_SIZE(lpddr4_array));
+ i = lpddr4_tcm_desc->index;
+ lpddr4_tcm_desc->index += 1;
+ } else {
+ /* Ran out all available ddr setings */
+ printf("DDRINFO: Ran out all [ %lu ] cfg attempts. A non supported configuration.\n",
+ ARRAY_SIZE(lpddr4_array));
+ while (1)
+ ;
+ }
+ ddr_info = lpddr4_array[i].id;
+ } else {
+ printf("DDRINFO(%s): %s %dG\n", (ddr_found ? "D" : "?"),
+ lpddr4_array[i].name,
+ lpddr4_array[i].size);
+ }
+
+ if (ddr_init(lpddr4_array[i].timing)) {
+ SPL_TCM_INIT;
+ do_reset(NULL, 0, 0, NULL);
+ }
+
+ ddr_info_mrr = lpddr4_get_mr();
+ if (ddr_info_mrr == 0xFFFFFFFF) {
+ printf("DDRINFO(M): mr5-8 [ 0x%x ] is invalid; reset\n",
+ ddr_info_mrr);
+ SPL_TCM_INIT;
+ do_reset(NULL, 0, 0, NULL);
+ }
+
+ printf("DDRINFO(M): mr5-8 [ 0x%x ]\n", ddr_info_mrr);
+ printf("DDRINFO(%s): mr5-8 [ 0x%x ]\n", (ddr_found ? "E" : "T"),
+ ddr_info);
+
+ if (ddr_info_mrr != ddr_info) {
+ SPL_TCM_INIT;
+ do_reset(NULL, 0, 0, NULL);
+ }
+
+ SPL_TCM_FINI;
+
+ /* Pass the dram size to th U-Boot through the tcm memory */
+ { /* To figure out what to store into the TCM buffer */
+ /* For debug purpouse only. To override the real memsize */
+ unsigned int ddr_tcm_size = 0;
+
+ if (ddr_tcm_size == 0 || ddr_tcm_size == -1)
+ ddr_tcm_size = lpddr4_array[i].size;
+
+ lpddr4_tcm_desc->size = ddr_tcm_size;
+ }
+}
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h b/board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h
new file mode 100644
index 0000000000..59c1891159
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/ddr.h
@@ -0,0 +1,26 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2017 NXP
+ * Copyright 2020 Linaro
+ *
+ */
+
+#ifndef __COMPULAB_DDR_H__
+#define __COMPULAB_DDR_H__
+
+extern struct dram_timing_info ucm_dram_timing_ff020008;
+extern struct dram_timing_info ucm_dram_timing_ff000110;
+extern struct dram_timing_info ucm_dram_timing_01061010;
+
+void spl_dram_init_compulab(void);
+
+#define TCM_DATA_CFG 0x7e0000
+
+struct lpddr4_tcm_desc {
+ unsigned int size;
+ unsigned int sign;
+ unsigned int index;
+ unsigned int count;
+};
+
+#endif
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.1_2.c b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.1_2.c
new file mode 100644
index 0000000000..870a94aecc
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.1_2.c
@@ -0,0 +1,1848 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ *
+ * Generated code from MX8M_DDR_tool
+ * Align with uboot-imx_v2018.03_4.14.78_1.0.0_ga
+ */
+
+#include <linux/kernel.h>
+#include <common.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/lpddr4_define.h>
+
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+ /** Initialize DDRC registers **/
+ {0x3d400304, 0x1},
+ {0x3d400030, 0x1},
+ {0x3d400000, 0xa1080020},
+ {0x3d400020, 0x223},
+ {0x3d400024, 0x2ee00},
+ {0x3d400064, 0x4900a8},
+ {0x3d4000d0, 0xc0030495},
+ {0x3d4000d4, 0x770000},
+ {0x3d4000dc, 0xc40024},
+ {0x3d4000e0, 0x310000},
+ {0x3d4000e8, 0x66004d},
+ {0x3d4000ec, 0x16004d},
+ {0x3d400100, 0x1618141a},
+ {0x3d400104, 0x504a6},
+ {0x3d40010c, 0x909000},
+ {0x3d400110, 0xb04060b},
+ {0x3d400114, 0x2030909},
+ {0x3d400118, 0x1010006},
+ {0x3d40011c, 0x301},
+ {0x3d400130, 0x20500},
+ {0x3d400134, 0xb100002},
+ {0x3d400138, 0xad},
+ {0x3d400144, 0x78003c},
+ {0x3d400180, 0x2580012},
+ {0x3d400184, 0x1e0493e},
+ {0x3d400188, 0x0},
+ {0x3d400190, 0x4938208},
+ {0x3d400194, 0x80303},
+ {0x3d4001b4, 0x1308},
+ {0x3d4001a0, 0xe0400018},
+ {0x3d4001a4, 0xdf00e4},
+ {0x3d4001a8, 0x80000000},
+ {0x3d4001b0, 0x11},
+ {0x3d4001c0, 0x1},
+ {0x3d4001c4, 0x0},
+ {0x3d4000f4, 0xc99},
+ {0x3d400108, 0x60c1514},
+ {0x3d400200, 0x1f},
+ {0x3d40020c, 0x0},
+ {0x3d400210, 0x1f1f},
+ {0x3d400204, 0x80808},
+ {0x3d400214, 0x7070707},
+ {0x3d400218, 0x7070707},
+ {0x3d400250, 0x29001701},
+ {0x3d400254, 0x2c},
+ {0x3d40025c, 0x4000030},
+ {0x3d400264, 0x900093e7},
+ {0x3d40026c, 0x2005574},
+ {0x3d400400, 0x111},
+ {0x3d400408, 0x72ff},
+ {0x3d400494, 0x2100e07},
+ {0x3d400498, 0x620096},
+ {0x3d40049c, 0x1100e07},
+ {0x3d4004a0, 0xc8012c},
+ {0x3d402020, 0x21},
+ {0x3d402024, 0x7d00},
+ {0x3d402050, 0x20d040},
+ {0x3d402064, 0xc001c},
+ {0x3d4020dc, 0x840000},
+ {0x3d4020e0, 0x310000},
+ {0x3d4020e8, 0x66004d},
+ {0x3d4020ec, 0x16004d},
+ {0x3d402100, 0xa040305},
+ {0x3d402104, 0x30407},
+ {0x3d402108, 0x203060b},
+ {0x3d40210c, 0x505000},
+ {0x3d402110, 0x2040202},
+ {0x3d402114, 0x2030202},
+ {0x3d402118, 0x1010004},
+ {0x3d40211c, 0x301},
+ {0x3d402130, 0x20300},
+ {0x3d402134, 0xa100002},
+ {0x3d402138, 0x1d},
+ {0x3d402144, 0x14000a},
+ {0x3d402180, 0x640004},
+ {0x3d402190, 0x3818200},
+ {0x3d402194, 0x80303},
+ {0x3d4021b4, 0x100},
+ {0x3d403020, 0x21},
+ {0x3d403024, 0x1f40},
+ {0x3d403050, 0x20d040},
+ {0x3d403064, 0x30007},
+ {0x3d4030dc, 0x840000},
+ {0x3d4030e0, 0x310000},
+ {0x3d4030e8, 0x66004d},
+ {0x3d4030ec, 0x16004d},
+ {0x3d403100, 0xa010102},
+ {0x3d403104, 0x30404},
+ {0x3d403108, 0x203060b},
+ {0x3d40310c, 0x505000},
+ {0x3d403110, 0x2040202},
+ {0x3d403114, 0x2030202},
+ {0x3d403118, 0x1010004},
+ {0x3d40311c, 0x301},
+ {0x3d403130, 0x20300},
+ {0x3d403134, 0xa100002},
+ {0x3d403138, 0x8},
+ {0x3d403144, 0x50003},
+ {0x3d403180, 0x190004},
+ {0x3d403190, 0x3818200},
+ {0x3d403194, 0x80303},
+ {0x3d4031b4, 0x100},
+ {0x3d400028, 0x0},
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+ {0x100a0, 0x0},
+ {0x100a1, 0x1},
+ {0x100a2, 0x2},
+ {0x100a3, 0x3},
+ {0x100a4, 0x4},
+ {0x100a5, 0x5},
+ {0x100a6, 0x6},
+ {0x100a7, 0x7},
+ {0x110a0, 0x0},
+ {0x110a1, 0x1},
+ {0x110a2, 0x3},
+ {0x110a3, 0x4},
+ {0x110a4, 0x5},
+ {0x110a5, 0x2},
+ {0x110a6, 0x7},
+ {0x110a7, 0x6},
+ {0x120a0, 0x0},
+ {0x120a1, 0x1},
+ {0x120a2, 0x3},
+ {0x120a3, 0x2},
+ {0x120a4, 0x5},
+ {0x120a5, 0x4},
+ {0x120a6, 0x7},
+ {0x120a7, 0x6},
+ {0x130a0, 0x0},
+ {0x130a1, 0x1},
+ {0x130a2, 0x2},
+ {0x130a3, 0x3},
+ {0x130a4, 0x4},
+ {0x130a5, 0x5},
+ {0x130a6, 0x6},
+ {0x130a7, 0x7},
+ {0x1005f, 0x1ff},
+ {0x1015f, 0x1ff},
+ {0x1105f, 0x1ff},
+ {0x1115f, 0x1ff},
+ {0x1205f, 0x1ff},
+ {0x1215f, 0x1ff},
+ {0x1305f, 0x1ff},
+ {0x1315f, 0x1ff},
+ {0x11005f, 0x1ff},
+ {0x11015f, 0x1ff},
+ {0x11105f, 0x1ff},
+ {0x11115f, 0x1ff},
+ {0x11205f, 0x1ff},
+ {0x11215f, 0x1ff},
+ {0x11305f, 0x1ff},
+ {0x11315f, 0x1ff},
+ {0x21005f, 0x1ff},
+ {0x21015f, 0x1ff},
+ {0x21105f, 0x1ff},
+ {0x21115f, 0x1ff},
+ {0x21205f, 0x1ff},
+ {0x21215f, 0x1ff},
+ {0x21305f, 0x1ff},
+ {0x21315f, 0x1ff},
+ {0x55, 0x1ff},
+ {0x1055, 0x1ff},
+ {0x2055, 0x1ff},
+ {0x3055, 0x1ff},
+ {0x4055, 0x1ff},
+ {0x5055, 0x1ff},
+ {0x6055, 0x1ff},
+ {0x7055, 0x1ff},
+ {0x8055, 0x1ff},
+ {0x9055, 0x1ff},
+ {0x200c5, 0xa},
+ {0x1200c5, 0x7},
+ {0x2200c5, 0x7},
+ {0x2002e, 0x2},
+ {0x12002e, 0x2},
+ {0x22002e, 0x2},
+ {0x90204, 0x0},
+ {0x190204, 0x0},
+ {0x290204, 0x0},
+ {0x20024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x120024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x220024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x20056, 0x2},
+ {0x120056, 0xa},
+ {0x220056, 0xa},
+ {0x1004d, 0xe00},
+ {0x1014d, 0xe00},
+ {0x1104d, 0xe00},
+ {0x1114d, 0xe00},
+ {0x1204d, 0xe00},
+ {0x1214d, 0xe00},
+ {0x1304d, 0xe00},
+ {0x1314d, 0xe00},
+ {0x11004d, 0xe00},
+ {0x11014d, 0xe00},
+ {0x11104d, 0xe00},
+ {0x11114d, 0xe00},
+ {0x11204d, 0xe00},
+ {0x11214d, 0xe00},
+ {0x11304d, 0xe00},
+ {0x11314d, 0xe00},
+ {0x21004d, 0xe00},
+ {0x21014d, 0xe00},
+ {0x21104d, 0xe00},
+ {0x21114d, 0xe00},
+ {0x21204d, 0xe00},
+ {0x21214d, 0xe00},
+ {0x21304d, 0xe00},
+ {0x21314d, 0xe00},
+ {0x10049, 0xeba},
+ {0x10149, 0xeba},
+ {0x11049, 0xeba},
+ {0x11149, 0xeba},
+ {0x12049, 0xeba},
+ {0x12149, 0xeba},
+ {0x13049, 0xeba},
+ {0x13149, 0xeba},
+ {0x110049, 0xeba},
+ {0x110149, 0xeba},
+ {0x111049, 0xeba},
+ {0x111149, 0xeba},
+ {0x112049, 0xeba},
+ {0x112149, 0xeba},
+ {0x113049, 0xeba},
+ {0x113149, 0xeba},
+ {0x210049, 0xeba},
+ {0x210149, 0xeba},
+ {0x211049, 0xeba},
+ {0x211149, 0xeba},
+ {0x212049, 0xeba},
+ {0x212149, 0xeba},
+ {0x213049, 0xeba},
+ {0x213149, 0xeba},
+ {0x43, 0x63},
+ {0x1043, 0x63},
+ {0x2043, 0x63},
+ {0x3043, 0x63},
+ {0x4043, 0x63},
+ {0x5043, 0x63},
+ {0x6043, 0x63},
+ {0x7043, 0x63},
+ {0x8043, 0x63},
+ {0x9043, 0x63},
+ {0x20018, 0x3},
+ {0x20075, 0x4},
+ {0x20050, 0x0},
+ {0x20008, 0x258},
+ {0x120008, 0x64},
+ {0x220008, 0x19},
+ {0x20088, 0x9},
+ {0x200b2, 0xdc},
+ {0x10043, 0x5a1},
+ {0x10143, 0x5a1},
+ {0x11043, 0x5a1},
+ {0x11143, 0x5a1},
+ {0x12043, 0x5a1},
+ {0x12143, 0x5a1},
+ {0x13043, 0x5a1},
+ {0x13143, 0x5a1},
+ {0x1200b2, 0xdc},
+ {0x110043, 0x5a1},
+ {0x110143, 0x5a1},
+ {0x111043, 0x5a1},
+ {0x111143, 0x5a1},
+ {0x112043, 0x5a1},
+ {0x112143, 0x5a1},
+ {0x113043, 0x5a1},
+ {0x113143, 0x5a1},
+ {0x2200b2, 0xdc},
+ {0x210043, 0x5a1},
+ {0x210143, 0x5a1},
+ {0x211043, 0x5a1},
+ {0x211143, 0x5a1},
+ {0x212043, 0x5a1},
+ {0x212143, 0x5a1},
+ {0x213043, 0x5a1},
+ {0x213143, 0x5a1},
+ {0x200fa, 0x1},
+ {0x1200fa, 0x1},
+ {0x2200fa, 0x1},
+ {0x20019, 0x1},
+ {0x120019, 0x1},
+ {0x220019, 0x1},
+ {0x200f0, 0x660},
+ {0x200f1, 0x0},
+ {0x200f2, 0x4444},
+ {0x200f3, 0x8888},
+ {0x200f4, 0x5665},
+ {0x200f5, 0x0},
+ {0x200f6, 0x0},
+ {0x200f7, 0xf000},
+ {0x20025, 0x0},
+ {0x2002d, 0x0},
+ {0x12002d, 0x0},
+ {0x22002d, 0x0},
+ {0x200c7, 0x21},
+ {0x1200c7, 0x21},
+ {0x2200c7, 0x21},
+ {0x200ca, 0x24},
+ {0x1200ca, 0x24},
+ {0x2200ca, 0x24},
+};
+
+/* ddr phy trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+ { 0x200b2, 0x0},
+ { 0x1200b2, 0x0},
+ { 0x2200b2, 0x0},
+ { 0x200cb, 0x0},
+ { 0x10043, 0x0},
+ { 0x110043, 0x0},
+ { 0x210043, 0x0},
+ { 0x10143, 0x0},
+ { 0x110143, 0x0},
+ { 0x210143, 0x0},
+ { 0x11043, 0x0},
+ { 0x111043, 0x0},
+ { 0x211043, 0x0},
+ { 0x11143, 0x0},
+ { 0x111143, 0x0},
+ { 0x211143, 0x0},
+ { 0x12043, 0x0},
+ { 0x112043, 0x0},
+ { 0x212043, 0x0},
+ { 0x12143, 0x0},
+ { 0x112143, 0x0},
+ { 0x212143, 0x0},
+ { 0x13043, 0x0},
+ { 0x113043, 0x0},
+ { 0x213043, 0x0},
+ { 0x13143, 0x0},
+ { 0x113143, 0x0},
+ { 0x213143, 0x0},
+ { 0x80, 0x0},
+ { 0x100080, 0x0},
+ { 0x200080, 0x0},
+ { 0x1080, 0x0},
+ { 0x101080, 0x0},
+ { 0x201080, 0x0},
+ { 0x2080, 0x0},
+ { 0x102080, 0x0},
+ { 0x202080, 0x0},
+ { 0x3080, 0x0},
+ { 0x103080, 0x0},
+ { 0x203080, 0x0},
+ { 0x4080, 0x0},
+ { 0x104080, 0x0},
+ { 0x204080, 0x0},
+ { 0x5080, 0x0},
+ { 0x105080, 0x0},
+ { 0x205080, 0x0},
+ { 0x6080, 0x0},
+ { 0x106080, 0x0},
+ { 0x206080, 0x0},
+ { 0x7080, 0x0},
+ { 0x107080, 0x0},
+ { 0x207080, 0x0},
+ { 0x8080, 0x0},
+ { 0x108080, 0x0},
+ { 0x208080, 0x0},
+ { 0x9080, 0x0},
+ { 0x109080, 0x0},
+ { 0x209080, 0x0},
+ { 0x10080, 0x0},
+ { 0x110080, 0x0},
+ { 0x210080, 0x0},
+ { 0x10180, 0x0},
+ { 0x110180, 0x0},
+ { 0x210180, 0x0},
+ { 0x11080, 0x0},
+ { 0x111080, 0x0},
+ { 0x211080, 0x0},
+ { 0x11180, 0x0},
+ { 0x111180, 0x0},
+ { 0x211180, 0x0},
+ { 0x12080, 0x0},
+ { 0x112080, 0x0},
+ { 0x212080, 0x0},
+ { 0x12180, 0x0},
+ { 0x112180, 0x0},
+ { 0x212180, 0x0},
+ { 0x13080, 0x0},
+ { 0x113080, 0x0},
+ { 0x213080, 0x0},
+ { 0x13180, 0x0},
+ { 0x113180, 0x0},
+ { 0x213180, 0x0},
+ { 0x10081, 0x0},
+ { 0x110081, 0x0},
+ { 0x210081, 0x0},
+ { 0x10181, 0x0},
+ { 0x110181, 0x0},
+ { 0x210181, 0x0},
+ { 0x11081, 0x0},
+ { 0x111081, 0x0},
+ { 0x211081, 0x0},
+ { 0x11181, 0x0},
+ { 0x111181, 0x0},
+ { 0x211181, 0x0},
+ { 0x12081, 0x0},
+ { 0x112081, 0x0},
+ { 0x212081, 0x0},
+ { 0x12181, 0x0},
+ { 0x112181, 0x0},
+ { 0x212181, 0x0},
+ { 0x13081, 0x0},
+ { 0x113081, 0x0},
+ { 0x213081, 0x0},
+ { 0x13181, 0x0},
+ { 0x113181, 0x0},
+ { 0x213181, 0x0},
+ { 0x100d0, 0x0},
+ { 0x1100d0, 0x0},
+ { 0x2100d0, 0x0},
+ { 0x101d0, 0x0},
+ { 0x1101d0, 0x0},
+ { 0x2101d0, 0x0},
+ { 0x110d0, 0x0},
+ { 0x1110d0, 0x0},
+ { 0x2110d0, 0x0},
+ { 0x111d0, 0x0},
+ { 0x1111d0, 0x0},
+ { 0x2111d0, 0x0},
+ { 0x120d0, 0x0},
+ { 0x1120d0, 0x0},
+ { 0x2120d0, 0x0},
+ { 0x121d0, 0x0},
+ { 0x1121d0, 0x0},
+ { 0x2121d0, 0x0},
+ { 0x130d0, 0x0},
+ { 0x1130d0, 0x0},
+ { 0x2130d0, 0x0},
+ { 0x131d0, 0x0},
+ { 0x1131d0, 0x0},
+ { 0x2131d0, 0x0},
+ { 0x100d1, 0x0},
+ { 0x1100d1, 0x0},
+ { 0x2100d1, 0x0},
+ { 0x101d1, 0x0},
+ { 0x1101d1, 0x0},
+ { 0x2101d1, 0x0},
+ { 0x110d1, 0x0},
+ { 0x1110d1, 0x0},
+ { 0x2110d1, 0x0},
+ { 0x111d1, 0x0},
+ { 0x1111d1, 0x0},
+ { 0x2111d1, 0x0},
+ { 0x120d1, 0x0},
+ { 0x1120d1, 0x0},
+ { 0x2120d1, 0x0},
+ { 0x121d1, 0x0},
+ { 0x1121d1, 0x0},
+ { 0x2121d1, 0x0},
+ { 0x130d1, 0x0},
+ { 0x1130d1, 0x0},
+ { 0x2130d1, 0x0},
+ { 0x131d1, 0x0},
+ { 0x1131d1, 0x0},
+ { 0x2131d1, 0x0},
+ { 0x10068, 0x0},
+ { 0x10168, 0x0},
+ { 0x10268, 0x0},
+ { 0x10368, 0x0},
+ { 0x10468, 0x0},
+ { 0x10568, 0x0},
+ { 0x10668, 0x0},
+ { 0x10768, 0x0},
+ { 0x10868, 0x0},
+ { 0x11068, 0x0},
+ { 0x11168, 0x0},
+ { 0x11268, 0x0},
+ { 0x11368, 0x0},
+ { 0x11468, 0x0},
+ { 0x11568, 0x0},
+ { 0x11668, 0x0},
+ { 0x11768, 0x0},
+ { 0x11868, 0x0},
+ { 0x12068, 0x0},
+ { 0x12168, 0x0},
+ { 0x12268, 0x0},
+ { 0x12368, 0x0},
+ { 0x12468, 0x0},
+ { 0x12568, 0x0},
+ { 0x12668, 0x0},
+ { 0x12768, 0x0},
+ { 0x12868, 0x0},
+ { 0x13068, 0x0},
+ { 0x13168, 0x0},
+ { 0x13268, 0x0},
+ { 0x13368, 0x0},
+ { 0x13468, 0x0},
+ { 0x13568, 0x0},
+ { 0x13668, 0x0},
+ { 0x13768, 0x0},
+ { 0x13868, 0x0},
+ { 0x10069, 0x0},
+ { 0x10169, 0x0},
+ { 0x10269, 0x0},
+ { 0x10369, 0x0},
+ { 0x10469, 0x0},
+ { 0x10569, 0x0},
+ { 0x10669, 0x0},
+ { 0x10769, 0x0},
+ { 0x10869, 0x0},
+ { 0x11069, 0x0},
+ { 0x11169, 0x0},
+ { 0x11269, 0x0},
+ { 0x11369, 0x0},
+ { 0x11469, 0x0},
+ { 0x11569, 0x0},
+ { 0x11669, 0x0},
+ { 0x11769, 0x0},
+ { 0x11869, 0x0},
+ { 0x12069, 0x0},
+ { 0x12169, 0x0},
+ { 0x12269, 0x0},
+ { 0x12369, 0x0},
+ { 0x12469, 0x0},
+ { 0x12569, 0x0},
+ { 0x12669, 0x0},
+ { 0x12769, 0x0},
+ { 0x12869, 0x0},
+ { 0x13069, 0x0},
+ { 0x13169, 0x0},
+ { 0x13269, 0x0},
+ { 0x13369, 0x0},
+ { 0x13469, 0x0},
+ { 0x13569, 0x0},
+ { 0x13669, 0x0},
+ { 0x13769, 0x0},
+ { 0x13869, 0x0},
+ { 0x1008c, 0x0},
+ { 0x11008c, 0x0},
+ { 0x21008c, 0x0},
+ { 0x1018c, 0x0},
+ { 0x11018c, 0x0},
+ { 0x21018c, 0x0},
+ { 0x1108c, 0x0},
+ { 0x11108c, 0x0},
+ { 0x21108c, 0x0},
+ { 0x1118c, 0x0},
+ { 0x11118c, 0x0},
+ { 0x21118c, 0x0},
+ { 0x1208c, 0x0},
+ { 0x11208c, 0x0},
+ { 0x21208c, 0x0},
+ { 0x1218c, 0x0},
+ { 0x11218c, 0x0},
+ { 0x21218c, 0x0},
+ { 0x1308c, 0x0},
+ { 0x11308c, 0x0},
+ { 0x21308c, 0x0},
+ { 0x1318c, 0x0},
+ { 0x11318c, 0x0},
+ { 0x21318c, 0x0},
+ { 0x1008d, 0x0},
+ { 0x11008d, 0x0},
+ { 0x21008d, 0x0},
+ { 0x1018d, 0x0},
+ { 0x11018d, 0x0},
+ { 0x21018d, 0x0},
+ { 0x1108d, 0x0},
+ { 0x11108d, 0x0},
+ { 0x21108d, 0x0},
+ { 0x1118d, 0x0},
+ { 0x11118d, 0x0},
+ { 0x21118d, 0x0},
+ { 0x1208d, 0x0},
+ { 0x11208d, 0x0},
+ { 0x21208d, 0x0},
+ { 0x1218d, 0x0},
+ { 0x11218d, 0x0},
+ { 0x21218d, 0x0},
+ { 0x1308d, 0x0},
+ { 0x11308d, 0x0},
+ { 0x21308d, 0x0},
+ { 0x1318d, 0x0},
+ { 0x11318d, 0x0},
+ { 0x21318d, 0x0},
+ { 0x100c0, 0x0},
+ { 0x1100c0, 0x0},
+ { 0x2100c0, 0x0},
+ { 0x101c0, 0x0},
+ { 0x1101c0, 0x0},
+ { 0x2101c0, 0x0},
+ { 0x102c0, 0x0},
+ { 0x1102c0, 0x0},
+ { 0x2102c0, 0x0},
+ { 0x103c0, 0x0},
+ { 0x1103c0, 0x0},
+ { 0x2103c0, 0x0},
+ { 0x104c0, 0x0},
+ { 0x1104c0, 0x0},
+ { 0x2104c0, 0x0},
+ { 0x105c0, 0x0},
+ { 0x1105c0, 0x0},
+ { 0x2105c0, 0x0},
+ { 0x106c0, 0x0},
+ { 0x1106c0, 0x0},
+ { 0x2106c0, 0x0},
+ { 0x107c0, 0x0},
+ { 0x1107c0, 0x0},
+ { 0x2107c0, 0x0},
+ { 0x108c0, 0x0},
+ { 0x1108c0, 0x0},
+ { 0x2108c0, 0x0},
+ { 0x110c0, 0x0},
+ { 0x1110c0, 0x0},
+ { 0x2110c0, 0x0},
+ { 0x111c0, 0x0},
+ { 0x1111c0, 0x0},
+ { 0x2111c0, 0x0},
+ { 0x112c0, 0x0},
+ { 0x1112c0, 0x0},
+ { 0x2112c0, 0x0},
+ { 0x113c0, 0x0},
+ { 0x1113c0, 0x0},
+ { 0x2113c0, 0x0},
+ { 0x114c0, 0x0},
+ { 0x1114c0, 0x0},
+ { 0x2114c0, 0x0},
+ { 0x115c0, 0x0},
+ { 0x1115c0, 0x0},
+ { 0x2115c0, 0x0},
+ { 0x116c0, 0x0},
+ { 0x1116c0, 0x0},
+ { 0x2116c0, 0x0},
+ { 0x117c0, 0x0},
+ { 0x1117c0, 0x0},
+ { 0x2117c0, 0x0},
+ { 0x118c0, 0x0},
+ { 0x1118c0, 0x0},
+ { 0x2118c0, 0x0},
+ { 0x120c0, 0x0},
+ { 0x1120c0, 0x0},
+ { 0x2120c0, 0x0},
+ { 0x121c0, 0x0},
+ { 0x1121c0, 0x0},
+ { 0x2121c0, 0x0},
+ { 0x122c0, 0x0},
+ { 0x1122c0, 0x0},
+ { 0x2122c0, 0x0},
+ { 0x123c0, 0x0},
+ { 0x1123c0, 0x0},
+ { 0x2123c0, 0x0},
+ { 0x124c0, 0x0},
+ { 0x1124c0, 0x0},
+ { 0x2124c0, 0x0},
+ { 0x125c0, 0x0},
+ { 0x1125c0, 0x0},
+ { 0x2125c0, 0x0},
+ { 0x126c0, 0x0},
+ { 0x1126c0, 0x0},
+ { 0x2126c0, 0x0},
+ { 0x127c0, 0x0},
+ { 0x1127c0, 0x0},
+ { 0x2127c0, 0x0},
+ { 0x128c0, 0x0},
+ { 0x1128c0, 0x0},
+ { 0x2128c0, 0x0},
+ { 0x130c0, 0x0},
+ { 0x1130c0, 0x0},
+ { 0x2130c0, 0x0},
+ { 0x131c0, 0x0},
+ { 0x1131c0, 0x0},
+ { 0x2131c0, 0x0},
+ { 0x132c0, 0x0},
+ { 0x1132c0, 0x0},
+ { 0x2132c0, 0x0},
+ { 0x133c0, 0x0},
+ { 0x1133c0, 0x0},
+ { 0x2133c0, 0x0},
+ { 0x134c0, 0x0},
+ { 0x1134c0, 0x0},
+ { 0x2134c0, 0x0},
+ { 0x135c0, 0x0},
+ { 0x1135c0, 0x0},
+ { 0x2135c0, 0x0},
+ { 0x136c0, 0x0},
+ { 0x1136c0, 0x0},
+ { 0x2136c0, 0x0},
+ { 0x137c0, 0x0},
+ { 0x1137c0, 0x0},
+ { 0x2137c0, 0x0},
+ { 0x138c0, 0x0},
+ { 0x1138c0, 0x0},
+ { 0x2138c0, 0x0},
+ { 0x100c1, 0x0},
+ { 0x1100c1, 0x0},
+ { 0x2100c1, 0x0},
+ { 0x101c1, 0x0},
+ { 0x1101c1, 0x0},
+ { 0x2101c1, 0x0},
+ { 0x102c1, 0x0},
+ { 0x1102c1, 0x0},
+ { 0x2102c1, 0x0},
+ { 0x103c1, 0x0},
+ { 0x1103c1, 0x0},
+ { 0x2103c1, 0x0},
+ { 0x104c1, 0x0},
+ { 0x1104c1, 0x0},
+ { 0x2104c1, 0x0},
+ { 0x105c1, 0x0},
+ { 0x1105c1, 0x0},
+ { 0x2105c1, 0x0},
+ { 0x106c1, 0x0},
+ { 0x1106c1, 0x0},
+ { 0x2106c1, 0x0},
+ { 0x107c1, 0x0},
+ { 0x1107c1, 0x0},
+ { 0x2107c1, 0x0},
+ { 0x108c1, 0x0},
+ { 0x1108c1, 0x0},
+ { 0x2108c1, 0x0},
+ { 0x110c1, 0x0},
+ { 0x1110c1, 0x0},
+ { 0x2110c1, 0x0},
+ { 0x111c1, 0x0},
+ { 0x1111c1, 0x0},
+ { 0x2111c1, 0x0},
+ { 0x112c1, 0x0},
+ { 0x1112c1, 0x0},
+ { 0x2112c1, 0x0},
+ { 0x113c1, 0x0},
+ { 0x1113c1, 0x0},
+ { 0x2113c1, 0x0},
+ { 0x114c1, 0x0},
+ { 0x1114c1, 0x0},
+ { 0x2114c1, 0x0},
+ { 0x115c1, 0x0},
+ { 0x1115c1, 0x0},
+ { 0x2115c1, 0x0},
+ { 0x116c1, 0x0},
+ { 0x1116c1, 0x0},
+ { 0x2116c1, 0x0},
+ { 0x117c1, 0x0},
+ { 0x1117c1, 0x0},
+ { 0x2117c1, 0x0},
+ { 0x118c1, 0x0},
+ { 0x1118c1, 0x0},
+ { 0x2118c1, 0x0},
+ { 0x120c1, 0x0},
+ { 0x1120c1, 0x0},
+ { 0x2120c1, 0x0},
+ { 0x121c1, 0x0},
+ { 0x1121c1, 0x0},
+ { 0x2121c1, 0x0},
+ { 0x122c1, 0x0},
+ { 0x1122c1, 0x0},
+ { 0x2122c1, 0x0},
+ { 0x123c1, 0x0},
+ { 0x1123c1, 0x0},
+ { 0x2123c1, 0x0},
+ { 0x124c1, 0x0},
+ { 0x1124c1, 0x0},
+ { 0x2124c1, 0x0},
+ { 0x125c1, 0x0},
+ { 0x1125c1, 0x0},
+ { 0x2125c1, 0x0},
+ { 0x126c1, 0x0},
+ { 0x1126c1, 0x0},
+ { 0x2126c1, 0x0},
+ { 0x127c1, 0x0},
+ { 0x1127c1, 0x0},
+ { 0x2127c1, 0x0},
+ { 0x128c1, 0x0},
+ { 0x1128c1, 0x0},
+ { 0x2128c1, 0x0},
+ { 0x130c1, 0x0},
+ { 0x1130c1, 0x0},
+ { 0x2130c1, 0x0},
+ { 0x131c1, 0x0},
+ { 0x1131c1, 0x0},
+ { 0x2131c1, 0x0},
+ { 0x132c1, 0x0},
+ { 0x1132c1, 0x0},
+ { 0x2132c1, 0x0},
+ { 0x133c1, 0x0},
+ { 0x1133c1, 0x0},
+ { 0x2133c1, 0x0},
+ { 0x134c1, 0x0},
+ { 0x1134c1, 0x0},
+ { 0x2134c1, 0x0},
+ { 0x135c1, 0x0},
+ { 0x1135c1, 0x0},
+ { 0x2135c1, 0x0},
+ { 0x136c1, 0x0},
+ { 0x1136c1, 0x0},
+ { 0x2136c1, 0x0},
+ { 0x137c1, 0x0},
+ { 0x1137c1, 0x0},
+ { 0x2137c1, 0x0},
+ { 0x138c1, 0x0},
+ { 0x1138c1, 0x0},
+ { 0x2138c1, 0x0},
+ { 0x10020, 0x0},
+ { 0x110020, 0x0},
+ { 0x210020, 0x0},
+ { 0x11020, 0x0},
+ { 0x111020, 0x0},
+ { 0x211020, 0x0},
+ { 0x12020, 0x0},
+ { 0x112020, 0x0},
+ { 0x212020, 0x0},
+ { 0x13020, 0x0},
+ { 0x113020, 0x0},
+ { 0x213020, 0x0},
+ { 0x20072, 0x0},
+ { 0x20073, 0x0},
+ { 0x20074, 0x0},
+ { 0x100aa, 0x0},
+ { 0x110aa, 0x0},
+ { 0x120aa, 0x0},
+ { 0x130aa, 0x0},
+ { 0x20010, 0x0},
+ { 0x120010, 0x0},
+ { 0x220010, 0x0},
+ { 0x20011, 0x0},
+ { 0x120011, 0x0},
+ { 0x220011, 0x0},
+ { 0x100ae, 0x0},
+ { 0x1100ae, 0x0},
+ { 0x2100ae, 0x0},
+ { 0x100af, 0x0},
+ { 0x1100af, 0x0},
+ { 0x2100af, 0x0},
+ { 0x110ae, 0x0},
+ { 0x1110ae, 0x0},
+ { 0x2110ae, 0x0},
+ { 0x110af, 0x0},
+ { 0x1110af, 0x0},
+ { 0x2110af, 0x0},
+ { 0x120ae, 0x0},
+ { 0x1120ae, 0x0},
+ { 0x2120ae, 0x0},
+ { 0x120af, 0x0},
+ { 0x1120af, 0x0},
+ { 0x2120af, 0x0},
+ { 0x130ae, 0x0},
+ { 0x1130ae, 0x0},
+ { 0x2130ae, 0x0},
+ { 0x130af, 0x0},
+ { 0x1130af, 0x0},
+ { 0x2130af, 0x0},
+ { 0x20020, 0x0},
+ { 0x120020, 0x0},
+ { 0x220020, 0x0},
+ { 0x100a0, 0x0},
+ { 0x100a1, 0x0},
+ { 0x100a2, 0x0},
+ { 0x100a3, 0x0},
+ { 0x100a4, 0x0},
+ { 0x100a5, 0x0},
+ { 0x100a6, 0x0},
+ { 0x100a7, 0x0},
+ { 0x110a0, 0x0},
+ { 0x110a1, 0x0},
+ { 0x110a2, 0x0},
+ { 0x110a3, 0x0},
+ { 0x110a4, 0x0},
+ { 0x110a5, 0x0},
+ { 0x110a6, 0x0},
+ { 0x110a7, 0x0},
+ { 0x120a0, 0x0},
+ { 0x120a1, 0x0},
+ { 0x120a2, 0x0},
+ { 0x120a3, 0x0},
+ { 0x120a4, 0x0},
+ { 0x120a5, 0x0},
+ { 0x120a6, 0x0},
+ { 0x120a7, 0x0},
+ { 0x130a0, 0x0},
+ { 0x130a1, 0x0},
+ { 0x130a2, 0x0},
+ { 0x130a3, 0x0},
+ { 0x130a4, 0x0},
+ { 0x130a5, 0x0},
+ { 0x130a6, 0x0},
+ { 0x130a7, 0x0},
+ { 0x2007c, 0x0},
+ { 0x12007c, 0x0},
+ { 0x22007c, 0x0},
+ { 0x2007d, 0x0},
+ { 0x12007d, 0x0},
+ { 0x22007d, 0x0},
+ { 0x400fd, 0x0},
+ { 0x400c0, 0x0},
+ { 0x90201, 0x0},
+ { 0x190201, 0x0},
+ { 0x290201, 0x0},
+ { 0x90202, 0x0},
+ { 0x190202, 0x0},
+ { 0x290202, 0x0},
+ { 0x90203, 0x0},
+ { 0x190203, 0x0},
+ { 0x290203, 0x0},
+ { 0x90204, 0x0},
+ { 0x190204, 0x0},
+ { 0x290204, 0x0},
+ { 0x90205, 0x0},
+ { 0x190205, 0x0},
+ { 0x290205, 0x0},
+ { 0x90206, 0x0},
+ { 0x190206, 0x0},
+ { 0x290206, 0x0},
+ { 0x90207, 0x0},
+ { 0x190207, 0x0},
+ { 0x290207, 0x0},
+ { 0x90208, 0x0},
+ { 0x190208, 0x0},
+ { 0x290208, 0x0},
+ { 0x10062, 0x0},
+ { 0x10162, 0x0},
+ { 0x10262, 0x0},
+ { 0x10362, 0x0},
+ { 0x10462, 0x0},
+ { 0x10562, 0x0},
+ { 0x10662, 0x0},
+ { 0x10762, 0x0},
+ { 0x10862, 0x0},
+ { 0x11062, 0x0},
+ { 0x11162, 0x0},
+ { 0x11262, 0x0},
+ { 0x11362, 0x0},
+ { 0x11462, 0x0},
+ { 0x11562, 0x0},
+ { 0x11662, 0x0},
+ { 0x11762, 0x0},
+ { 0x11862, 0x0},
+ { 0x12062, 0x0},
+ { 0x12162, 0x0},
+ { 0x12262, 0x0},
+ { 0x12362, 0x0},
+ { 0x12462, 0x0},
+ { 0x12562, 0x0},
+ { 0x12662, 0x0},
+ { 0x12762, 0x0},
+ { 0x12862, 0x0},
+ { 0x13062, 0x0},
+ { 0x13162, 0x0},
+ { 0x13262, 0x0},
+ { 0x13362, 0x0},
+ { 0x13462, 0x0},
+ { 0x13562, 0x0},
+ { 0x13662, 0x0},
+ { 0x13762, 0x0},
+ { 0x13862, 0x0},
+ { 0x20077, 0x0},
+ { 0x10001, 0x0},
+ { 0x11001, 0x0},
+ { 0x12001, 0x0},
+ { 0x13001, 0x0},
+ { 0x10040, 0x0},
+ { 0x10140, 0x0},
+ { 0x10240, 0x0},
+ { 0x10340, 0x0},
+ { 0x10440, 0x0},
+ { 0x10540, 0x0},
+ { 0x10640, 0x0},
+ { 0x10740, 0x0},
+ { 0x10840, 0x0},
+ { 0x10030, 0x0},
+ { 0x10130, 0x0},
+ { 0x10230, 0x0},
+ { 0x10330, 0x0},
+ { 0x10430, 0x0},
+ { 0x10530, 0x0},
+ { 0x10630, 0x0},
+ { 0x10730, 0x0},
+ { 0x10830, 0x0},
+ { 0x11040, 0x0},
+ { 0x11140, 0x0},
+ { 0x11240, 0x0},
+ { 0x11340, 0x0},
+ { 0x11440, 0x0},
+ { 0x11540, 0x0},
+ { 0x11640, 0x0},
+ { 0x11740, 0x0},
+ { 0x11840, 0x0},
+ { 0x11030, 0x0},
+ { 0x11130, 0x0},
+ { 0x11230, 0x0},
+ { 0x11330, 0x0},
+ { 0x11430, 0x0},
+ { 0x11530, 0x0},
+ { 0x11630, 0x0},
+ { 0x11730, 0x0},
+ { 0x11830, 0x0},
+ { 0x12040, 0x0},
+ { 0x12140, 0x0},
+ { 0x12240, 0x0},
+ { 0x12340, 0x0},
+ { 0x12440, 0x0},
+ { 0x12540, 0x0},
+ { 0x12640, 0x0},
+ { 0x12740, 0x0},
+ { 0x12840, 0x0},
+ { 0x12030, 0x0},
+ { 0x12130, 0x0},
+ { 0x12230, 0x0},
+ { 0x12330, 0x0},
+ { 0x12430, 0x0},
+ { 0x12530, 0x0},
+ { 0x12630, 0x0},
+ { 0x12730, 0x0},
+ { 0x12830, 0x0},
+ { 0x13040, 0x0},
+ { 0x13140, 0x0},
+ { 0x13240, 0x0},
+ { 0x13340, 0x0},
+ { 0x13440, 0x0},
+ { 0x13540, 0x0},
+ { 0x13640, 0x0},
+ { 0x13740, 0x0},
+ { 0x13840, 0x0},
+ { 0x13030, 0x0},
+ { 0x13130, 0x0},
+ { 0x13230, 0x0},
+ { 0x13330, 0x0},
+ { 0x13430, 0x0},
+ { 0x13530, 0x0},
+ { 0x13630, 0x0},
+ { 0x13730, 0x0},
+ { 0x13830, 0x0},
+};
+
+/* P0 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0x960},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x131f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x110},
+ {0x54019, 0x24c4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x24c4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0xc400},
+ {0x54033, 0x3124},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xc400},
+ {0x54039, 0x3124},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P1 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x101},
+ {0x54003, 0x190},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x110},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P2 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x102},
+ {0x54003, 0x64},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x110},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P0 2D message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0x960},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x61},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400f, 0x100},
+ {0x54010, 0x1f7f},
+ {0x54012, 0x110},
+ {0x54019, 0x24c4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x24c4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0xc400},
+ {0x54033, 0x3124},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xc400},
+ {0x54039, 0x3124},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ { 0xd0000, 0x1 },
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+ {0xd0000, 0x0},
+ {0x90000, 0x10},
+ {0x90001, 0x400},
+ {0x90002, 0x10e},
+ {0x90003, 0x0},
+ {0x90004, 0x0},
+ {0x90005, 0x8},
+ {0x90029, 0xb},
+ {0x9002a, 0x480},
+ {0x9002b, 0x109},
+ {0x9002c, 0x8},
+ {0x9002d, 0x448},
+ {0x9002e, 0x139},
+ {0x9002f, 0x8},
+ {0x90030, 0x478},
+ {0x90031, 0x109},
+ {0x90032, 0x0},
+ {0x90033, 0xe8},
+ {0x90034, 0x109},
+ {0x90035, 0x2},
+ {0x90036, 0x10},
+ {0x90037, 0x139},
+ {0x90038, 0xf},
+ {0x90039, 0x7c0},
+ {0x9003a, 0x139},
+ {0x9003b, 0x44},
+ {0x9003c, 0x630},
+ {0x9003d, 0x159},
+ {0x9003e, 0x14f},
+ {0x9003f, 0x630},
+ {0x90040, 0x159},
+ {0x90041, 0x47},
+ {0x90042, 0x630},
+ {0x90043, 0x149},
+ {0x90044, 0x4f},
+ {0x90045, 0x630},
+ {0x90046, 0x179},
+ {0x90047, 0x8},
+ {0x90048, 0xe0},
+ {0x90049, 0x109},
+ {0x9004a, 0x0},
+ {0x9004b, 0x7c8},
+ {0x9004c, 0x109},
+ {0x9004d, 0x0},
+ {0x9004e, 0x1},
+ {0x9004f, 0x8},
+ {0x90050, 0x0},
+ {0x90051, 0x45a},
+ {0x90052, 0x9},
+ {0x90053, 0x0},
+ {0x90054, 0x448},
+ {0x90055, 0x109},
+ {0x90056, 0x40},
+ {0x90057, 0x630},
+ {0x90058, 0x179},
+ {0x90059, 0x1},
+ {0x9005a, 0x618},
+ {0x9005b, 0x109},
+ {0x9005c, 0x40c0},
+ {0x9005d, 0x630},
+ {0x9005e, 0x149},
+ {0x9005f, 0x8},
+ {0x90060, 0x4},
+ {0x90061, 0x48},
+ {0x90062, 0x4040},
+ {0x90063, 0x630},
+ {0x90064, 0x149},
+ {0x90065, 0x0},
+ {0x90066, 0x4},
+ {0x90067, 0x48},
+ {0x90068, 0x40},
+ {0x90069, 0x630},
+ {0x9006a, 0x149},
+ {0x9006b, 0x10},
+ {0x9006c, 0x4},
+ {0x9006d, 0x18},
+ {0x9006e, 0x0},
+ {0x9006f, 0x4},
+ {0x90070, 0x78},
+ {0x90071, 0x549},
+ {0x90072, 0x630},
+ {0x90073, 0x159},
+ {0x90074, 0xd49},
+ {0x90075, 0x630},
+ {0x90076, 0x159},
+ {0x90077, 0x94a},
+ {0x90078, 0x630},
+ {0x90079, 0x159},
+ {0x9007a, 0x441},
+ {0x9007b, 0x630},
+ {0x9007c, 0x149},
+ {0x9007d, 0x42},
+ {0x9007e, 0x630},
+ {0x9007f, 0x149},
+ {0x90080, 0x1},
+ {0x90081, 0x630},
+ {0x90082, 0x149},
+ {0x90083, 0x0},
+ {0x90084, 0xe0},
+ {0x90085, 0x109},
+ {0x90086, 0xa},
+ {0x90087, 0x10},
+ {0x90088, 0x109},
+ {0x90089, 0x9},
+ {0x9008a, 0x3c0},
+ {0x9008b, 0x149},
+ {0x9008c, 0x9},
+ {0x9008d, 0x3c0},
+ {0x9008e, 0x159},
+ {0x9008f, 0x18},
+ {0x90090, 0x10},
+ {0x90091, 0x109},
+ {0x90092, 0x0},
+ {0x90093, 0x3c0},
+ {0x90094, 0x109},
+ {0x90095, 0x18},
+ {0x90096, 0x4},
+ {0x90097, 0x48},
+ {0x90098, 0x18},
+ {0x90099, 0x4},
+ {0x9009a, 0x58},
+ {0x9009b, 0xa},
+ {0x9009c, 0x10},
+ {0x9009d, 0x109},
+ {0x9009e, 0x2},
+ {0x9009f, 0x10},
+ {0x900a0, 0x109},
+ {0x900a1, 0x5},
+ {0x900a2, 0x7c0},
+ {0x900a3, 0x109},
+ {0x900a4, 0x10},
+ {0x900a5, 0x10},
+ {0x900a6, 0x109},
+ {0x40000, 0x811},
+ {0x40020, 0x880},
+ {0x40040, 0x0},
+ {0x40060, 0x0},
+ {0x40001, 0x4008},
+ {0x40021, 0x83},
+ {0x40041, 0x4f},
+ {0x40061, 0x0},
+ {0x40002, 0x4040},
+ {0x40022, 0x83},
+ {0x40042, 0x51},
+ {0x40062, 0x0},
+ {0x40003, 0x811},
+ {0x40023, 0x880},
+ {0x40043, 0x0},
+ {0x40063, 0x0},
+ {0x40004, 0x720},
+ {0x40024, 0xf},
+ {0x40044, 0x1740},
+ {0x40064, 0x0},
+ {0x40005, 0x16},
+ {0x40025, 0x83},
+ {0x40045, 0x4b},
+ {0x40065, 0x0},
+ {0x40006, 0x716},
+ {0x40026, 0xf},
+ {0x40046, 0x2001},
+ {0x40066, 0x0},
+ {0x40007, 0x716},
+ {0x40027, 0xf},
+ {0x40047, 0x2800},
+ {0x40067, 0x0},
+ {0x40008, 0x716},
+ {0x40028, 0xf},
+ {0x40048, 0xf00},
+ {0x40068, 0x0},
+ {0x40009, 0x720},
+ {0x40029, 0xf},
+ {0x40049, 0x1400},
+ {0x40069, 0x0},
+ {0x4000a, 0xe08},
+ {0x4002a, 0xc15},
+ {0x4004a, 0x0},
+ {0x4006a, 0x0},
+ {0x4000b, 0x623},
+ {0x4002b, 0x15},
+ {0x4004b, 0x0},
+ {0x4006b, 0x0},
+ {0x4000c, 0x4028},
+ {0x4002c, 0x80},
+ {0x4004c, 0x0},
+ {0x4006c, 0x0},
+ {0x4000d, 0xe08},
+ {0x4002d, 0xc1a},
+ {0x4004d, 0x0},
+ {0x4006d, 0x0},
+ {0x4000e, 0x623},
+ {0x4002e, 0x1a},
+ {0x4004e, 0x0},
+ {0x4006e, 0x0},
+ {0x4000f, 0x4040},
+ {0x4002f, 0x80},
+ {0x4004f, 0x0},
+ {0x4006f, 0x0},
+ {0x40010, 0x2604},
+ {0x40030, 0x15},
+ {0x40050, 0x0},
+ {0x40070, 0x0},
+ {0x40011, 0x708},
+ {0x40031, 0x5},
+ {0x40051, 0x0},
+ {0x40071, 0x2002},
+ {0x40012, 0x8},
+ {0x40032, 0x80},
+ {0x40052, 0x0},
+ {0x40072, 0x0},
+ {0x40013, 0x2604},
+ {0x40033, 0x1a},
+ {0x40053, 0x0},
+ {0x40073, 0x0},
+ {0x40014, 0x708},
+ {0x40034, 0xa},
+ {0x40054, 0x0},
+ {0x40074, 0x2002},
+ {0x40015, 0x4040},
+ {0x40035, 0x80},
+ {0x40055, 0x0},
+ {0x40075, 0x0},
+ {0x40016, 0x60a},
+ {0x40036, 0x15},
+ {0x40056, 0x1200},
+ {0x40076, 0x0},
+ {0x40017, 0x61a},
+ {0x40037, 0x15},
+ {0x40057, 0x1300},
+ {0x40077, 0x0},
+ {0x40018, 0x60a},
+ {0x40038, 0x1a},
+ {0x40058, 0x1200},
+ {0x40078, 0x0},
+ {0x40019, 0x642},
+ {0x40039, 0x1a},
+ {0x40059, 0x1300},
+ {0x40079, 0x0},
+ {0x4001a, 0x4808},
+ {0x4003a, 0x880},
+ {0x4005a, 0x0},
+ {0x4007a, 0x0},
+ {0x900a7, 0x0},
+ {0x900a8, 0x790},
+ {0x900a9, 0x11a},
+ {0x900aa, 0x8},
+ {0x900ab, 0x7aa},
+ {0x900ac, 0x2a},
+ {0x900ad, 0x10},
+ {0x900ae, 0x7b2},
+ {0x900af, 0x2a},
+ {0x900b0, 0x0},
+ {0x900b1, 0x7c8},
+ {0x900b2, 0x109},
+ {0x900b3, 0x10},
+ {0x900b4, 0x2a8},
+ {0x900b5, 0x129},
+ {0x900b6, 0x8},
+ {0x900b7, 0x370},
+ {0x900b8, 0x129},
+ {0x900b9, 0xa},
+ {0x900ba, 0x3c8},
+ {0x900bb, 0x1a9},
+ {0x900bc, 0xc},
+ {0x900bd, 0x408},
+ {0x900be, 0x199},
+ {0x900bf, 0x14},
+ {0x900c0, 0x790},
+ {0x900c1, 0x11a},
+ {0x900c2, 0x8},
+ {0x900c3, 0x4},
+ {0x900c4, 0x18},
+ {0x900c5, 0xe},
+ {0x900c6, 0x408},
+ {0x900c7, 0x199},
+ {0x900c8, 0x8},
+ {0x900c9, 0x8568},
+ {0x900ca, 0x108},
+ {0x900cb, 0x18},
+ {0x900cc, 0x790},
+ {0x900cd, 0x16a},
+ {0x900ce, 0x8},
+ {0x900cf, 0x1d8},
+ {0x900d0, 0x169},
+ {0x900d1, 0x10},
+ {0x900d2, 0x8558},
+ {0x900d3, 0x168},
+ {0x900d4, 0x70},
+ {0x900d5, 0x788},
+ {0x900d6, 0x16a},
+ {0x900d7, 0x1ff8},
+ {0x900d8, 0x85a8},
+ {0x900d9, 0x1e8},
+ {0x900da, 0x50},
+ {0x900db, 0x798},
+ {0x900dc, 0x16a},
+ {0x900dd, 0x60},
+ {0x900de, 0x7a0},
+ {0x900df, 0x16a},
+ {0x900e0, 0x8},
+ {0x900e1, 0x8310},
+ {0x900e2, 0x168},
+ {0x900e3, 0x8},
+ {0x900e4, 0xa310},
+ {0x900e5, 0x168},
+ {0x900e6, 0xa},
+ {0x900e7, 0x408},
+ {0x900e8, 0x169},
+ {0x900e9, 0x6e},
+ {0x900ea, 0x0},
+ {0x900eb, 0x68},
+ {0x900ec, 0x0},
+ {0x900ed, 0x408},
+ {0x900ee, 0x169},
+ {0x900ef, 0x0},
+ {0x900f0, 0x8310},
+ {0x900f1, 0x168},
+ {0x900f2, 0x0},
+ {0x900f3, 0xa310},
+ {0x900f4, 0x168},
+ {0x900f5, 0x1ff8},
+ {0x900f6, 0x85a8},
+ {0x900f7, 0x1e8},
+ {0x900f8, 0x68},
+ {0x900f9, 0x798},
+ {0x900fa, 0x16a},
+ {0x900fb, 0x78},
+ {0x900fc, 0x7a0},
+ {0x900fd, 0x16a},
+ {0x900fe, 0x68},
+ {0x900ff, 0x790},
+ {0x90100, 0x16a},
+ {0x90101, 0x8},
+ {0x90102, 0x8b10},
+ {0x90103, 0x168},
+ {0x90104, 0x8},
+ {0x90105, 0xab10},
+ {0x90106, 0x168},
+ {0x90107, 0xa},
+ {0x90108, 0x408},
+ {0x90109, 0x169},
+ {0x9010a, 0x58},
+ {0x9010b, 0x0},
+ {0x9010c, 0x68},
+ {0x9010d, 0x0},
+ {0x9010e, 0x408},
+ {0x9010f, 0x169},
+ {0x90110, 0x0},
+ {0x90111, 0x8b10},
+ {0x90112, 0x168},
+ {0x90113, 0x0},
+ {0x90114, 0xab10},
+ {0x90115, 0x168},
+ {0x90116, 0x0},
+ {0x90117, 0x1d8},
+ {0x90118, 0x169},
+ {0x90119, 0x80},
+ {0x9011a, 0x790},
+ {0x9011b, 0x16a},
+ {0x9011c, 0x18},
+ {0x9011d, 0x7aa},
+ {0x9011e, 0x6a},
+ {0x9011f, 0xa},
+ {0x90120, 0x0},
+ {0x90121, 0x1e9},
+ {0x90122, 0x8},
+ {0x90123, 0x8080},
+ {0x90124, 0x108},
+ {0x90125, 0xf},
+ {0x90126, 0x408},
+ {0x90127, 0x169},
+ {0x90128, 0xc},
+ {0x90129, 0x0},
+ {0x9012a, 0x68},
+ {0x9012b, 0x9},
+ {0x9012c, 0x0},
+ {0x9012d, 0x1a9},
+ {0x9012e, 0x0},
+ {0x9012f, 0x408},
+ {0x90130, 0x169},
+ {0x90131, 0x0},
+ {0x90132, 0x8080},
+ {0x90133, 0x108},
+ {0x90134, 0x8},
+ {0x90135, 0x7aa},
+ {0x90136, 0x6a},
+ {0x90137, 0x0},
+ {0x90138, 0x8568},
+ {0x90139, 0x108},
+ {0x9013a, 0xb7},
+ {0x9013b, 0x790},
+ {0x9013c, 0x16a},
+ {0x9013d, 0x1f},
+ {0x9013e, 0x0},
+ {0x9013f, 0x68},
+ {0x90140, 0x8},
+ {0x90141, 0x8558},
+ {0x90142, 0x168},
+ {0x90143, 0xf},
+ {0x90144, 0x408},
+ {0x90145, 0x169},
+ {0x90146, 0xc},
+ {0x90147, 0x0},
+ {0x90148, 0x68},
+ {0x90149, 0x0},
+ {0x9014a, 0x408},
+ {0x9014b, 0x169},
+ {0x9014c, 0x0},
+ {0x9014d, 0x8558},
+ {0x9014e, 0x168},
+ {0x9014f, 0x8},
+ {0x90150, 0x3c8},
+ {0x90151, 0x1a9},
+ {0x90152, 0x3},
+ {0x90153, 0x370},
+ {0x90154, 0x129},
+ {0x90155, 0x20},
+ {0x90156, 0x2aa},
+ {0x90157, 0x9},
+ {0x90158, 0x0},
+ {0x90159, 0x400},
+ {0x9015a, 0x10e},
+ {0x9015b, 0x8},
+ {0x9015c, 0xe8},
+ {0x9015d, 0x109},
+ {0x9015e, 0x0},
+ {0x9015f, 0x8140},
+ {0x90160, 0x10c},
+ {0x90161, 0x10},
+ {0x90162, 0x8138},
+ {0x90163, 0x10c},
+ {0x90164, 0x8},
+ {0x90165, 0x7c8},
+ {0x90166, 0x101},
+ {0x90167, 0x8},
+ {0x90168, 0x0},
+ {0x90169, 0x8},
+ {0x9016a, 0x8},
+ {0x9016b, 0x448},
+ {0x9016c, 0x109},
+ {0x9016d, 0xf},
+ {0x9016e, 0x7c0},
+ {0x9016f, 0x109},
+ {0x90170, 0x0},
+ {0x90171, 0xe8},
+ {0x90172, 0x109},
+ {0x90173, 0x47},
+ {0x90174, 0x630},
+ {0x90175, 0x109},
+ {0x90176, 0x8},
+ {0x90177, 0x618},
+ {0x90178, 0x109},
+ {0x90179, 0x8},
+ {0x9017a, 0xe0},
+ {0x9017b, 0x109},
+ {0x9017c, 0x0},
+ {0x9017d, 0x7c8},
+ {0x9017e, 0x109},
+ {0x9017f, 0x8},
+ {0x90180, 0x8140},
+ {0x90181, 0x10c},
+ {0x90182, 0x0},
+ {0x90183, 0x1},
+ {0x90184, 0x8},
+ {0x90185, 0x8},
+ {0x90186, 0x4},
+ {0x90187, 0x8},
+ {0x90188, 0x8},
+ {0x90189, 0x7c8},
+ {0x9018a, 0x101},
+ {0x90006, 0x0},
+ {0x90007, 0x0},
+ {0x90008, 0x8},
+ {0x90009, 0x0},
+ {0x9000a, 0x0},
+ {0x9000b, 0x0},
+ {0xd00e7, 0x400},
+ {0x90017, 0x0},
+ {0x9001f, 0x2a},
+ {0x90026, 0x6a},
+ {0x400d0, 0x0},
+ {0x400d1, 0x101},
+ {0x400d2, 0x105},
+ {0x400d3, 0x107},
+ {0x400d4, 0x10f},
+ {0x400d5, 0x202},
+ {0x400d6, 0x20a},
+ {0x400d7, 0x20b},
+ {0x2003a, 0x2},
+ {0x2000b, 0x4b},
+ {0x2000c, 0x96},
+ {0x2000d, 0x5dc},
+ {0x2000e, 0x2c},
+ {0x12000b, 0xc},
+ {0x12000c, 0x19},
+ {0x12000d, 0xfa},
+ {0x12000e, 0x10},
+ {0x22000b, 0x3},
+ {0x22000c, 0x6},
+ {0x22000d, 0x3e},
+ {0x22000e, 0x10},
+ {0x9000c, 0x0},
+ {0x9000d, 0x173},
+ {0x9000e, 0x60},
+ {0x9000f, 0x6110},
+ {0x90010, 0x2152},
+ {0x90011, 0xdfbd},
+ {0x90012, 0x60},
+ {0x90013, 0x6152},
+ {0x20010, 0x5a},
+ {0x20011, 0x3},
+ {0x120010, 0x5a},
+ {0x120011, 0x3},
+ {0x220010, 0x5a},
+ {0x220011, 0x3},
+ {0x40080, 0xe0},
+ {0x40081, 0x12},
+ {0x40082, 0xe0},
+ {0x40083, 0x12},
+ {0x40084, 0xe0},
+ {0x40085, 0x12},
+ {0x140080, 0xe0},
+ {0x140081, 0x12},
+ {0x140082, 0xe0},
+ {0x140083, 0x12},
+ {0x140084, 0xe0},
+ {0x140085, 0x12},
+ {0x240080, 0xe0},
+ {0x240081, 0x12},
+ {0x240082, 0xe0},
+ {0x240083, 0x12},
+ {0x240084, 0xe0},
+ {0x240085, 0x12},
+ {0x400fd, 0xf},
+ {0x10011, 0x1},
+ {0x10012, 0x1},
+ {0x10013, 0x180},
+ {0x10018, 0x1},
+ {0x10002, 0x6209},
+ {0x100b2, 0x1},
+ {0x101b4, 0x1},
+ {0x102b4, 0x1},
+ {0x103b4, 0x1},
+ {0x104b4, 0x1},
+ {0x105b4, 0x1},
+ {0x106b4, 0x1},
+ {0x107b4, 0x1},
+ {0x108b4, 0x1},
+ {0x11011, 0x1},
+ {0x11012, 0x1},
+ {0x11013, 0x180},
+ {0x11018, 0x1},
+ {0x11002, 0x6209},
+ {0x110b2, 0x1},
+ {0x111b4, 0x1},
+ {0x112b4, 0x1},
+ {0x113b4, 0x1},
+ {0x114b4, 0x1},
+ {0x115b4, 0x1},
+ {0x116b4, 0x1},
+ {0x117b4, 0x1},
+ {0x118b4, 0x1},
+ {0x12011, 0x1},
+ {0x12012, 0x1},
+ {0x12013, 0x180},
+ {0x12018, 0x1},
+ {0x12002, 0x6209},
+ {0x120b2, 0x1},
+ {0x121b4, 0x1},
+ {0x122b4, 0x1},
+ {0x123b4, 0x1},
+ {0x124b4, 0x1},
+ {0x125b4, 0x1},
+ {0x126b4, 0x1},
+ {0x127b4, 0x1},
+ {0x128b4, 0x1},
+ {0x13011, 0x1},
+ {0x13012, 0x1},
+ {0x13013, 0x180},
+ {0x13018, 0x1},
+ {0x13002, 0x6209},
+ {0x130b2, 0x1},
+ {0x131b4, 0x1},
+ {0x132b4, 0x1},
+ {0x133b4, 0x1},
+ {0x134b4, 0x1},
+ {0x135b4, 0x1},
+ {0x136b4, 0x1},
+ {0x137b4, 0x1},
+ {0x138b4, 0x1},
+ {0x2003a, 0x2},
+ {0xc0080, 0x2},
+ {0xd0000, 0x1}
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+ {
+ /* P0 2400mts 1D */
+ .drate = 2400,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp0_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+ },
+ {
+ /* P1 400mts 1D */
+ .drate = 400,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp1_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+ },
+ {
+ /* P2 100mts 1D */
+ .drate = 100,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp2_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+ },
+ {
+ /* P0 2400mts 2D */
+ .drate = 2400,
+ .fw_type = FW_2D_IMAGE,
+ .fsp_cfg = ddr_fsp0_2d_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+ },
+};
+
+/* ddr timing config params */
+struct dram_timing_info ucm_dram_timing_01061010 = {
+ .ddrc_cfg = ddr_ddrc_cfg,
+ .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+ .ddrphy_cfg = ddr_ddrphy_cfg,
+ .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+ .fsp_msg = ddr_dram_fsp_msg,
+ .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+ .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+ .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+ .ddrphy_pie = ddr_phy_pie,
+ .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+ .fsp_table = { 2400, 400, 100, },
+};
+
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.c b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.c
new file mode 100644
index 0000000000..5141c04f12
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_01061010.c
@@ -0,0 +1,1847 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ *
+ * Generated code from MX8M_DDR_tool
+ * Align with uboot-imx_v2018.03_4.14.78_1.0.0_ga
+ */
+
+#include <linux/kernel.h>
+#include <common.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/lpddr4_define.h>
+
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+ /** Initialize DDRC registers **/
+ {0x3d400304, 0x1},
+ {0x3d400030, 0x1},
+ {0x3d400000, 0xa1080020},
+ {0x3d400020, 0x223},
+ {0x3d400024, 0x3a980},
+ {0x3d400064, 0x5b00d2},
+ {0x3d4000d0, 0xc00305ba},
+ {0x3d4000d4, 0x940000},
+ {0x3d4000dc, 0xd4002d},
+ {0x3d4000e0, 0x310000},
+ {0x3d4000e8, 0x66004d},
+ {0x3d4000ec, 0x16004d},
+ {0x3d400100, 0x191e1920},
+ {0x3d400104, 0x60630},
+ {0x3d40010c, 0xb0b000},
+ {0x3d400110, 0xe04080e},
+ {0x3d400114, 0x2040c0c},
+ {0x3d400118, 0x1010007},
+ {0x3d40011c, 0x401},
+ {0x3d400130, 0x20600},
+ {0x3d400134, 0xc100002},
+ {0x3d400138, 0xd8},
+ {0x3d400144, 0x96004b},
+ {0x3d400180, 0x2ee0017},
+ {0x3d400184, 0x2605b8e},
+ {0x3d400188, 0x0},
+ {0x3d400190, 0x497820a},
+ {0x3d400194, 0x80303},
+ {0x3d4001b4, 0x170a},
+ {0x3d4001a0, 0xe0400018},
+ {0x3d4001a4, 0xdf00e4},
+ {0x3d4001a8, 0x80000000},
+ {0x3d4001b0, 0x11},
+ {0x3d4001c0, 0x1},
+ {0x3d4001c4, 0x0},
+ {0x3d4000f4, 0xc99},
+ {0x3d400108, 0x70e1617},
+ {0x3d400200, 0x1f},
+ {0x3d40020c, 0x0},
+ {0x3d400210, 0x1f1f},
+ {0x3d400204, 0x80808},
+ {0x3d400214, 0x7070707},
+ {0x3d400218, 0x7070707},
+ {0x3d400250, 0x29001701},
+ {0x3d400254, 0x2c},
+ {0x3d40025c, 0x4000030},
+ {0x3d400264, 0x900093e7},
+ {0x3d40026c, 0x2005574},
+ {0x3d400400, 0x111},
+ {0x3d400408, 0x72ff},
+ {0x3d400494, 0x2100e07},
+ {0x3d400498, 0x620096},
+ {0x3d40049c, 0x1100e07},
+ {0x3d4004a0, 0xc8012c},
+ {0x3d402020, 0x21},
+ {0x3d402024, 0x7d00},
+ {0x3d402050, 0x20d040},
+ {0x3d402064, 0xc001c},
+ {0x3d4020dc, 0x840000},
+ {0x3d4020e0, 0x310000},
+ {0x3d4020e8, 0x66004d},
+ {0x3d4020ec, 0x16004d},
+ {0x3d402100, 0xa040305},
+ {0x3d402104, 0x30407},
+ {0x3d402108, 0x203060b},
+ {0x3d40210c, 0x505000},
+ {0x3d402110, 0x2040202},
+ {0x3d402114, 0x2030202},
+ {0x3d402118, 0x1010004},
+ {0x3d40211c, 0x301},
+ {0x3d402130, 0x20300},
+ {0x3d402134, 0xa100002},
+ {0x3d402138, 0x1d},
+ {0x3d402144, 0x14000a},
+ {0x3d402180, 0x640004},
+ {0x3d402190, 0x3818200},
+ {0x3d402194, 0x80303},
+ {0x3d4021b4, 0x100},
+ {0x3d403020, 0x21},
+ {0x3d403024, 0x1f40},
+ {0x3d403050, 0x20d040},
+ {0x3d403064, 0x30007},
+ {0x3d4030dc, 0x840000},
+ {0x3d4030e0, 0x310000},
+ {0x3d4030e8, 0x66004d},
+ {0x3d4030ec, 0x16004d},
+ {0x3d403100, 0xa010102},
+ {0x3d403104, 0x30404},
+ {0x3d403108, 0x203060b},
+ {0x3d40310c, 0x505000},
+ {0x3d403110, 0x2040202},
+ {0x3d403114, 0x2030202},
+ {0x3d403118, 0x1010004},
+ {0x3d40311c, 0x301},
+ {0x3d403130, 0x20300},
+ {0x3d403134, 0xa100002},
+ {0x3d403138, 0x8},
+ {0x3d403144, 0x50003},
+ {0x3d403180, 0x190004},
+ {0x3d403190, 0x3818200},
+ {0x3d403194, 0x80303},
+ {0x3d4031b4, 0x100},
+ {0x3d400028, 0x0},
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+ {0x100a0, 0x0},
+ {0x100a1, 0x1},
+ {0x100a2, 0x2},
+ {0x100a3, 0x3},
+ {0x100a4, 0x4},
+ {0x100a5, 0x5},
+ {0x100a6, 0x6},
+ {0x100a7, 0x7},
+ {0x110a0, 0x0},
+ {0x110a1, 0x1},
+ {0x110a2, 0x3},
+ {0x110a3, 0x4},
+ {0x110a4, 0x5},
+ {0x110a5, 0x2},
+ {0x110a6, 0x7},
+ {0x110a7, 0x6},
+ {0x120a0, 0x0},
+ {0x120a1, 0x1},
+ {0x120a2, 0x3},
+ {0x120a3, 0x2},
+ {0x120a4, 0x5},
+ {0x120a5, 0x4},
+ {0x120a6, 0x7},
+ {0x120a7, 0x6},
+ {0x130a0, 0x0},
+ {0x130a1, 0x1},
+ {0x130a2, 0x2},
+ {0x130a3, 0x3},
+ {0x130a4, 0x4},
+ {0x130a5, 0x5},
+ {0x130a6, 0x6},
+ {0x130a7, 0x7},
+ {0x1005f, 0x1ff},
+ {0x1015f, 0x1ff},
+ {0x1105f, 0x1ff},
+ {0x1115f, 0x1ff},
+ {0x1205f, 0x1ff},
+ {0x1215f, 0x1ff},
+ {0x1305f, 0x1ff},
+ {0x1315f, 0x1ff},
+ {0x11005f, 0x1ff},
+ {0x11015f, 0x1ff},
+ {0x11105f, 0x1ff},
+ {0x11115f, 0x1ff},
+ {0x11205f, 0x1ff},
+ {0x11215f, 0x1ff},
+ {0x11305f, 0x1ff},
+ {0x11315f, 0x1ff},
+ {0x21005f, 0x1ff},
+ {0x21015f, 0x1ff},
+ {0x21105f, 0x1ff},
+ {0x21115f, 0x1ff},
+ {0x21205f, 0x1ff},
+ {0x21215f, 0x1ff},
+ {0x21305f, 0x1ff},
+ {0x21315f, 0x1ff},
+ {0x55, 0x1ff},
+ {0x1055, 0x1ff},
+ {0x2055, 0x1ff},
+ {0x3055, 0x1ff},
+ {0x4055, 0x1ff},
+ {0x5055, 0x1ff},
+ {0x6055, 0x1ff},
+ {0x7055, 0x1ff},
+ {0x8055, 0x1ff},
+ {0x9055, 0x1ff},
+ {0x200c5, 0x19},
+ {0x1200c5, 0x7},
+ {0x2200c5, 0x7},
+ {0x2002e, 0x2},
+ {0x12002e, 0x2},
+ {0x22002e, 0x2},
+ {0x90204, 0x0},
+ {0x190204, 0x0},
+ {0x290204, 0x0},
+ {0x20024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x120024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x220024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x20056, 0x3},
+ {0x120056, 0xa},
+ {0x220056, 0xa},
+ {0x1004d, 0xe00},
+ {0x1014d, 0xe00},
+ {0x1104d, 0xe00},
+ {0x1114d, 0xe00},
+ {0x1204d, 0xe00},
+ {0x1214d, 0xe00},
+ {0x1304d, 0xe00},
+ {0x1314d, 0xe00},
+ {0x11004d, 0xe00},
+ {0x11014d, 0xe00},
+ {0x11104d, 0xe00},
+ {0x11114d, 0xe00},
+ {0x11204d, 0xe00},
+ {0x11214d, 0xe00},
+ {0x11304d, 0xe00},
+ {0x11314d, 0xe00},
+ {0x21004d, 0xe00},
+ {0x21014d, 0xe00},
+ {0x21104d, 0xe00},
+ {0x21114d, 0xe00},
+ {0x21204d, 0xe00},
+ {0x21214d, 0xe00},
+ {0x21304d, 0xe00},
+ {0x21314d, 0xe00},
+ {0x10049, 0xeba},
+ {0x10149, 0xeba},
+ {0x11049, 0xeba},
+ {0x11149, 0xeba},
+ {0x12049, 0xeba},
+ {0x12149, 0xeba},
+ {0x13049, 0xeba},
+ {0x13149, 0xeba},
+ {0x110049, 0xeba},
+ {0x110149, 0xeba},
+ {0x111049, 0xeba},
+ {0x111149, 0xeba},
+ {0x112049, 0xeba},
+ {0x112149, 0xeba},
+ {0x113049, 0xeba},
+ {0x113149, 0xeba},
+ {0x210049, 0xeba},
+ {0x210149, 0xeba},
+ {0x211049, 0xeba},
+ {0x211149, 0xeba},
+ {0x212049, 0xeba},
+ {0x212149, 0xeba},
+ {0x213049, 0xeba},
+ {0x213149, 0xeba},
+ {0x43, 0x63},
+ {0x1043, 0x63},
+ {0x2043, 0x63},
+ {0x3043, 0x63},
+ {0x4043, 0x63},
+ {0x5043, 0x63},
+ {0x6043, 0x63},
+ {0x7043, 0x63},
+ {0x8043, 0x63},
+ {0x9043, 0x63},
+ {0x20018, 0x3},
+ {0x20075, 0x4},
+ {0x20050, 0x0},
+ {0x20008, 0x2ee},
+ {0x120008, 0x64},
+ {0x220008, 0x19},
+ {0x20088, 0x9},
+ {0x200b2, 0xdc},
+ {0x10043, 0x5a1},
+ {0x10143, 0x5a1},
+ {0x11043, 0x5a1},
+ {0x11143, 0x5a1},
+ {0x12043, 0x5a1},
+ {0x12143, 0x5a1},
+ {0x13043, 0x5a1},
+ {0x13143, 0x5a1},
+ {0x1200b2, 0xdc},
+ {0x110043, 0x5a1},
+ {0x110143, 0x5a1},
+ {0x111043, 0x5a1},
+ {0x111143, 0x5a1},
+ {0x112043, 0x5a1},
+ {0x112143, 0x5a1},
+ {0x113043, 0x5a1},
+ {0x113143, 0x5a1},
+ {0x2200b2, 0xdc},
+ {0x210043, 0x5a1},
+ {0x210143, 0x5a1},
+ {0x211043, 0x5a1},
+ {0x211143, 0x5a1},
+ {0x212043, 0x5a1},
+ {0x212143, 0x5a1},
+ {0x213043, 0x5a1},
+ {0x213143, 0x5a1},
+ {0x200fa, 0x1},
+ {0x1200fa, 0x1},
+ {0x2200fa, 0x1},
+ {0x20019, 0x1},
+ {0x120019, 0x1},
+ {0x220019, 0x1},
+ {0x200f0, 0x660},
+ {0x200f1, 0x0},
+ {0x200f2, 0x4444},
+ {0x200f3, 0x8888},
+ {0x200f4, 0x5665},
+ {0x200f5, 0x0},
+ {0x200f6, 0x0},
+ {0x200f7, 0xf000},
+ {0x20025, 0x0},
+ {0x2002d, 0x0},
+ {0x12002d, 0x0},
+ {0x22002d, 0x0},
+ {0x200c7, 0x21},
+ {0x1200c7, 0x21},
+ {0x2200c7, 0x21},
+ {0x200ca, 0x24},
+ {0x1200ca, 0x24},
+ {0x2200ca, 0x24},
+};
+
+/* ddr phy trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+ { 0x200b2, 0x0},
+ { 0x1200b2, 0x0},
+ { 0x2200b2, 0x0},
+ { 0x200cb, 0x0},
+ { 0x10043, 0x0},
+ { 0x110043, 0x0},
+ { 0x210043, 0x0},
+ { 0x10143, 0x0},
+ { 0x110143, 0x0},
+ { 0x210143, 0x0},
+ { 0x11043, 0x0},
+ { 0x111043, 0x0},
+ { 0x211043, 0x0},
+ { 0x11143, 0x0},
+ { 0x111143, 0x0},
+ { 0x211143, 0x0},
+ { 0x12043, 0x0},
+ { 0x112043, 0x0},
+ { 0x212043, 0x0},
+ { 0x12143, 0x0},
+ { 0x112143, 0x0},
+ { 0x212143, 0x0},
+ { 0x13043, 0x0},
+ { 0x113043, 0x0},
+ { 0x213043, 0x0},
+ { 0x13143, 0x0},
+ { 0x113143, 0x0},
+ { 0x213143, 0x0},
+ { 0x80, 0x0},
+ { 0x100080, 0x0},
+ { 0x200080, 0x0},
+ { 0x1080, 0x0},
+ { 0x101080, 0x0},
+ { 0x201080, 0x0},
+ { 0x2080, 0x0},
+ { 0x102080, 0x0},
+ { 0x202080, 0x0},
+ { 0x3080, 0x0},
+ { 0x103080, 0x0},
+ { 0x203080, 0x0},
+ { 0x4080, 0x0},
+ { 0x104080, 0x0},
+ { 0x204080, 0x0},
+ { 0x5080, 0x0},
+ { 0x105080, 0x0},
+ { 0x205080, 0x0},
+ { 0x6080, 0x0},
+ { 0x106080, 0x0},
+ { 0x206080, 0x0},
+ { 0x7080, 0x0},
+ { 0x107080, 0x0},
+ { 0x207080, 0x0},
+ { 0x8080, 0x0},
+ { 0x108080, 0x0},
+ { 0x208080, 0x0},
+ { 0x9080, 0x0},
+ { 0x109080, 0x0},
+ { 0x209080, 0x0},
+ { 0x10080, 0x0},
+ { 0x110080, 0x0},
+ { 0x210080, 0x0},
+ { 0x10180, 0x0},
+ { 0x110180, 0x0},
+ { 0x210180, 0x0},
+ { 0x11080, 0x0},
+ { 0x111080, 0x0},
+ { 0x211080, 0x0},
+ { 0x11180, 0x0},
+ { 0x111180, 0x0},
+ { 0x211180, 0x0},
+ { 0x12080, 0x0},
+ { 0x112080, 0x0},
+ { 0x212080, 0x0},
+ { 0x12180, 0x0},
+ { 0x112180, 0x0},
+ { 0x212180, 0x0},
+ { 0x13080, 0x0},
+ { 0x113080, 0x0},
+ { 0x213080, 0x0},
+ { 0x13180, 0x0},
+ { 0x113180, 0x0},
+ { 0x213180, 0x0},
+ { 0x10081, 0x0},
+ { 0x110081, 0x0},
+ { 0x210081, 0x0},
+ { 0x10181, 0x0},
+ { 0x110181, 0x0},
+ { 0x210181, 0x0},
+ { 0x11081, 0x0},
+ { 0x111081, 0x0},
+ { 0x211081, 0x0},
+ { 0x11181, 0x0},
+ { 0x111181, 0x0},
+ { 0x211181, 0x0},
+ { 0x12081, 0x0},
+ { 0x112081, 0x0},
+ { 0x212081, 0x0},
+ { 0x12181, 0x0},
+ { 0x112181, 0x0},
+ { 0x212181, 0x0},
+ { 0x13081, 0x0},
+ { 0x113081, 0x0},
+ { 0x213081, 0x0},
+ { 0x13181, 0x0},
+ { 0x113181, 0x0},
+ { 0x213181, 0x0},
+ { 0x100d0, 0x0},
+ { 0x1100d0, 0x0},
+ { 0x2100d0, 0x0},
+ { 0x101d0, 0x0},
+ { 0x1101d0, 0x0},
+ { 0x2101d0, 0x0},
+ { 0x110d0, 0x0},
+ { 0x1110d0, 0x0},
+ { 0x2110d0, 0x0},
+ { 0x111d0, 0x0},
+ { 0x1111d0, 0x0},
+ { 0x2111d0, 0x0},
+ { 0x120d0, 0x0},
+ { 0x1120d0, 0x0},
+ { 0x2120d0, 0x0},
+ { 0x121d0, 0x0},
+ { 0x1121d0, 0x0},
+ { 0x2121d0, 0x0},
+ { 0x130d0, 0x0},
+ { 0x1130d0, 0x0},
+ { 0x2130d0, 0x0},
+ { 0x131d0, 0x0},
+ { 0x1131d0, 0x0},
+ { 0x2131d0, 0x0},
+ { 0x100d1, 0x0},
+ { 0x1100d1, 0x0},
+ { 0x2100d1, 0x0},
+ { 0x101d1, 0x0},
+ { 0x1101d1, 0x0},
+ { 0x2101d1, 0x0},
+ { 0x110d1, 0x0},
+ { 0x1110d1, 0x0},
+ { 0x2110d1, 0x0},
+ { 0x111d1, 0x0},
+ { 0x1111d1, 0x0},
+ { 0x2111d1, 0x0},
+ { 0x120d1, 0x0},
+ { 0x1120d1, 0x0},
+ { 0x2120d1, 0x0},
+ { 0x121d1, 0x0},
+ { 0x1121d1, 0x0},
+ { 0x2121d1, 0x0},
+ { 0x130d1, 0x0},
+ { 0x1130d1, 0x0},
+ { 0x2130d1, 0x0},
+ { 0x131d1, 0x0},
+ { 0x1131d1, 0x0},
+ { 0x2131d1, 0x0},
+ { 0x10068, 0x0},
+ { 0x10168, 0x0},
+ { 0x10268, 0x0},
+ { 0x10368, 0x0},
+ { 0x10468, 0x0},
+ { 0x10568, 0x0},
+ { 0x10668, 0x0},
+ { 0x10768, 0x0},
+ { 0x10868, 0x0},
+ { 0x11068, 0x0},
+ { 0x11168, 0x0},
+ { 0x11268, 0x0},
+ { 0x11368, 0x0},
+ { 0x11468, 0x0},
+ { 0x11568, 0x0},
+ { 0x11668, 0x0},
+ { 0x11768, 0x0},
+ { 0x11868, 0x0},
+ { 0x12068, 0x0},
+ { 0x12168, 0x0},
+ { 0x12268, 0x0},
+ { 0x12368, 0x0},
+ { 0x12468, 0x0},
+ { 0x12568, 0x0},
+ { 0x12668, 0x0},
+ { 0x12768, 0x0},
+ { 0x12868, 0x0},
+ { 0x13068, 0x0},
+ { 0x13168, 0x0},
+ { 0x13268, 0x0},
+ { 0x13368, 0x0},
+ { 0x13468, 0x0},
+ { 0x13568, 0x0},
+ { 0x13668, 0x0},
+ { 0x13768, 0x0},
+ { 0x13868, 0x0},
+ { 0x10069, 0x0},
+ { 0x10169, 0x0},
+ { 0x10269, 0x0},
+ { 0x10369, 0x0},
+ { 0x10469, 0x0},
+ { 0x10569, 0x0},
+ { 0x10669, 0x0},
+ { 0x10769, 0x0},
+ { 0x10869, 0x0},
+ { 0x11069, 0x0},
+ { 0x11169, 0x0},
+ { 0x11269, 0x0},
+ { 0x11369, 0x0},
+ { 0x11469, 0x0},
+ { 0x11569, 0x0},
+ { 0x11669, 0x0},
+ { 0x11769, 0x0},
+ { 0x11869, 0x0},
+ { 0x12069, 0x0},
+ { 0x12169, 0x0},
+ { 0x12269, 0x0},
+ { 0x12369, 0x0},
+ { 0x12469, 0x0},
+ { 0x12569, 0x0},
+ { 0x12669, 0x0},
+ { 0x12769, 0x0},
+ { 0x12869, 0x0},
+ { 0x13069, 0x0},
+ { 0x13169, 0x0},
+ { 0x13269, 0x0},
+ { 0x13369, 0x0},
+ { 0x13469, 0x0},
+ { 0x13569, 0x0},
+ { 0x13669, 0x0},
+ { 0x13769, 0x0},
+ { 0x13869, 0x0},
+ { 0x1008c, 0x0},
+ { 0x11008c, 0x0},
+ { 0x21008c, 0x0},
+ { 0x1018c, 0x0},
+ { 0x11018c, 0x0},
+ { 0x21018c, 0x0},
+ { 0x1108c, 0x0},
+ { 0x11108c, 0x0},
+ { 0x21108c, 0x0},
+ { 0x1118c, 0x0},
+ { 0x11118c, 0x0},
+ { 0x21118c, 0x0},
+ { 0x1208c, 0x0},
+ { 0x11208c, 0x0},
+ { 0x21208c, 0x0},
+ { 0x1218c, 0x0},
+ { 0x11218c, 0x0},
+ { 0x21218c, 0x0},
+ { 0x1308c, 0x0},
+ { 0x11308c, 0x0},
+ { 0x21308c, 0x0},
+ { 0x1318c, 0x0},
+ { 0x11318c, 0x0},
+ { 0x21318c, 0x0},
+ { 0x1008d, 0x0},
+ { 0x11008d, 0x0},
+ { 0x21008d, 0x0},
+ { 0x1018d, 0x0},
+ { 0x11018d, 0x0},
+ { 0x21018d, 0x0},
+ { 0x1108d, 0x0},
+ { 0x11108d, 0x0},
+ { 0x21108d, 0x0},
+ { 0x1118d, 0x0},
+ { 0x11118d, 0x0},
+ { 0x21118d, 0x0},
+ { 0x1208d, 0x0},
+ { 0x11208d, 0x0},
+ { 0x21208d, 0x0},
+ { 0x1218d, 0x0},
+ { 0x11218d, 0x0},
+ { 0x21218d, 0x0},
+ { 0x1308d, 0x0},
+ { 0x11308d, 0x0},
+ { 0x21308d, 0x0},
+ { 0x1318d, 0x0},
+ { 0x11318d, 0x0},
+ { 0x21318d, 0x0},
+ { 0x100c0, 0x0},
+ { 0x1100c0, 0x0},
+ { 0x2100c0, 0x0},
+ { 0x101c0, 0x0},
+ { 0x1101c0, 0x0},
+ { 0x2101c0, 0x0},
+ { 0x102c0, 0x0},
+ { 0x1102c0, 0x0},
+ { 0x2102c0, 0x0},
+ { 0x103c0, 0x0},
+ { 0x1103c0, 0x0},
+ { 0x2103c0, 0x0},
+ { 0x104c0, 0x0},
+ { 0x1104c0, 0x0},
+ { 0x2104c0, 0x0},
+ { 0x105c0, 0x0},
+ { 0x1105c0, 0x0},
+ { 0x2105c0, 0x0},
+ { 0x106c0, 0x0},
+ { 0x1106c0, 0x0},
+ { 0x2106c0, 0x0},
+ { 0x107c0, 0x0},
+ { 0x1107c0, 0x0},
+ { 0x2107c0, 0x0},
+ { 0x108c0, 0x0},
+ { 0x1108c0, 0x0},
+ { 0x2108c0, 0x0},
+ { 0x110c0, 0x0},
+ { 0x1110c0, 0x0},
+ { 0x2110c0, 0x0},
+ { 0x111c0, 0x0},
+ { 0x1111c0, 0x0},
+ { 0x2111c0, 0x0},
+ { 0x112c0, 0x0},
+ { 0x1112c0, 0x0},
+ { 0x2112c0, 0x0},
+ { 0x113c0, 0x0},
+ { 0x1113c0, 0x0},
+ { 0x2113c0, 0x0},
+ { 0x114c0, 0x0},
+ { 0x1114c0, 0x0},
+ { 0x2114c0, 0x0},
+ { 0x115c0, 0x0},
+ { 0x1115c0, 0x0},
+ { 0x2115c0, 0x0},
+ { 0x116c0, 0x0},
+ { 0x1116c0, 0x0},
+ { 0x2116c0, 0x0},
+ { 0x117c0, 0x0},
+ { 0x1117c0, 0x0},
+ { 0x2117c0, 0x0},
+ { 0x118c0, 0x0},
+ { 0x1118c0, 0x0},
+ { 0x2118c0, 0x0},
+ { 0x120c0, 0x0},
+ { 0x1120c0, 0x0},
+ { 0x2120c0, 0x0},
+ { 0x121c0, 0x0},
+ { 0x1121c0, 0x0},
+ { 0x2121c0, 0x0},
+ { 0x122c0, 0x0},
+ { 0x1122c0, 0x0},
+ { 0x2122c0, 0x0},
+ { 0x123c0, 0x0},
+ { 0x1123c0, 0x0},
+ { 0x2123c0, 0x0},
+ { 0x124c0, 0x0},
+ { 0x1124c0, 0x0},
+ { 0x2124c0, 0x0},
+ { 0x125c0, 0x0},
+ { 0x1125c0, 0x0},
+ { 0x2125c0, 0x0},
+ { 0x126c0, 0x0},
+ { 0x1126c0, 0x0},
+ { 0x2126c0, 0x0},
+ { 0x127c0, 0x0},
+ { 0x1127c0, 0x0},
+ { 0x2127c0, 0x0},
+ { 0x128c0, 0x0},
+ { 0x1128c0, 0x0},
+ { 0x2128c0, 0x0},
+ { 0x130c0, 0x0},
+ { 0x1130c0, 0x0},
+ { 0x2130c0, 0x0},
+ { 0x131c0, 0x0},
+ { 0x1131c0, 0x0},
+ { 0x2131c0, 0x0},
+ { 0x132c0, 0x0},
+ { 0x1132c0, 0x0},
+ { 0x2132c0, 0x0},
+ { 0x133c0, 0x0},
+ { 0x1133c0, 0x0},
+ { 0x2133c0, 0x0},
+ { 0x134c0, 0x0},
+ { 0x1134c0, 0x0},
+ { 0x2134c0, 0x0},
+ { 0x135c0, 0x0},
+ { 0x1135c0, 0x0},
+ { 0x2135c0, 0x0},
+ { 0x136c0, 0x0},
+ { 0x1136c0, 0x0},
+ { 0x2136c0, 0x0},
+ { 0x137c0, 0x0},
+ { 0x1137c0, 0x0},
+ { 0x2137c0, 0x0},
+ { 0x138c0, 0x0},
+ { 0x1138c0, 0x0},
+ { 0x2138c0, 0x0},
+ { 0x100c1, 0x0},
+ { 0x1100c1, 0x0},
+ { 0x2100c1, 0x0},
+ { 0x101c1, 0x0},
+ { 0x1101c1, 0x0},
+ { 0x2101c1, 0x0},
+ { 0x102c1, 0x0},
+ { 0x1102c1, 0x0},
+ { 0x2102c1, 0x0},
+ { 0x103c1, 0x0},
+ { 0x1103c1, 0x0},
+ { 0x2103c1, 0x0},
+ { 0x104c1, 0x0},
+ { 0x1104c1, 0x0},
+ { 0x2104c1, 0x0},
+ { 0x105c1, 0x0},
+ { 0x1105c1, 0x0},
+ { 0x2105c1, 0x0},
+ { 0x106c1, 0x0},
+ { 0x1106c1, 0x0},
+ { 0x2106c1, 0x0},
+ { 0x107c1, 0x0},
+ { 0x1107c1, 0x0},
+ { 0x2107c1, 0x0},
+ { 0x108c1, 0x0},
+ { 0x1108c1, 0x0},
+ { 0x2108c1, 0x0},
+ { 0x110c1, 0x0},
+ { 0x1110c1, 0x0},
+ { 0x2110c1, 0x0},
+ { 0x111c1, 0x0},
+ { 0x1111c1, 0x0},
+ { 0x2111c1, 0x0},
+ { 0x112c1, 0x0},
+ { 0x1112c1, 0x0},
+ { 0x2112c1, 0x0},
+ { 0x113c1, 0x0},
+ { 0x1113c1, 0x0},
+ { 0x2113c1, 0x0},
+ { 0x114c1, 0x0},
+ { 0x1114c1, 0x0},
+ { 0x2114c1, 0x0},
+ { 0x115c1, 0x0},
+ { 0x1115c1, 0x0},
+ { 0x2115c1, 0x0},
+ { 0x116c1, 0x0},
+ { 0x1116c1, 0x0},
+ { 0x2116c1, 0x0},
+ { 0x117c1, 0x0},
+ { 0x1117c1, 0x0},
+ { 0x2117c1, 0x0},
+ { 0x118c1, 0x0},
+ { 0x1118c1, 0x0},
+ { 0x2118c1, 0x0},
+ { 0x120c1, 0x0},
+ { 0x1120c1, 0x0},
+ { 0x2120c1, 0x0},
+ { 0x121c1, 0x0},
+ { 0x1121c1, 0x0},
+ { 0x2121c1, 0x0},
+ { 0x122c1, 0x0},
+ { 0x1122c1, 0x0},
+ { 0x2122c1, 0x0},
+ { 0x123c1, 0x0},
+ { 0x1123c1, 0x0},
+ { 0x2123c1, 0x0},
+ { 0x124c1, 0x0},
+ { 0x1124c1, 0x0},
+ { 0x2124c1, 0x0},
+ { 0x125c1, 0x0},
+ { 0x1125c1, 0x0},
+ { 0x2125c1, 0x0},
+ { 0x126c1, 0x0},
+ { 0x1126c1, 0x0},
+ { 0x2126c1, 0x0},
+ { 0x127c1, 0x0},
+ { 0x1127c1, 0x0},
+ { 0x2127c1, 0x0},
+ { 0x128c1, 0x0},
+ { 0x1128c1, 0x0},
+ { 0x2128c1, 0x0},
+ { 0x130c1, 0x0},
+ { 0x1130c1, 0x0},
+ { 0x2130c1, 0x0},
+ { 0x131c1, 0x0},
+ { 0x1131c1, 0x0},
+ { 0x2131c1, 0x0},
+ { 0x132c1, 0x0},
+ { 0x1132c1, 0x0},
+ { 0x2132c1, 0x0},
+ { 0x133c1, 0x0},
+ { 0x1133c1, 0x0},
+ { 0x2133c1, 0x0},
+ { 0x134c1, 0x0},
+ { 0x1134c1, 0x0},
+ { 0x2134c1, 0x0},
+ { 0x135c1, 0x0},
+ { 0x1135c1, 0x0},
+ { 0x2135c1, 0x0},
+ { 0x136c1, 0x0},
+ { 0x1136c1, 0x0},
+ { 0x2136c1, 0x0},
+ { 0x137c1, 0x0},
+ { 0x1137c1, 0x0},
+ { 0x2137c1, 0x0},
+ { 0x138c1, 0x0},
+ { 0x1138c1, 0x0},
+ { 0x2138c1, 0x0},
+ { 0x10020, 0x0},
+ { 0x110020, 0x0},
+ { 0x210020, 0x0},
+ { 0x11020, 0x0},
+ { 0x111020, 0x0},
+ { 0x211020, 0x0},
+ { 0x12020, 0x0},
+ { 0x112020, 0x0},
+ { 0x212020, 0x0},
+ { 0x13020, 0x0},
+ { 0x113020, 0x0},
+ { 0x213020, 0x0},
+ { 0x20072, 0x0},
+ { 0x20073, 0x0},
+ { 0x20074, 0x0},
+ { 0x100aa, 0x0},
+ { 0x110aa, 0x0},
+ { 0x120aa, 0x0},
+ { 0x130aa, 0x0},
+ { 0x20010, 0x0},
+ { 0x120010, 0x0},
+ { 0x220010, 0x0},
+ { 0x20011, 0x0},
+ { 0x120011, 0x0},
+ { 0x220011, 0x0},
+ { 0x100ae, 0x0},
+ { 0x1100ae, 0x0},
+ { 0x2100ae, 0x0},
+ { 0x100af, 0x0},
+ { 0x1100af, 0x0},
+ { 0x2100af, 0x0},
+ { 0x110ae, 0x0},
+ { 0x1110ae, 0x0},
+ { 0x2110ae, 0x0},
+ { 0x110af, 0x0},
+ { 0x1110af, 0x0},
+ { 0x2110af, 0x0},
+ { 0x120ae, 0x0},
+ { 0x1120ae, 0x0},
+ { 0x2120ae, 0x0},
+ { 0x120af, 0x0},
+ { 0x1120af, 0x0},
+ { 0x2120af, 0x0},
+ { 0x130ae, 0x0},
+ { 0x1130ae, 0x0},
+ { 0x2130ae, 0x0},
+ { 0x130af, 0x0},
+ { 0x1130af, 0x0},
+ { 0x2130af, 0x0},
+ { 0x20020, 0x0},
+ { 0x120020, 0x0},
+ { 0x220020, 0x0},
+ { 0x100a0, 0x0},
+ { 0x100a1, 0x0},
+ { 0x100a2, 0x0},
+ { 0x100a3, 0x0},
+ { 0x100a4, 0x0},
+ { 0x100a5, 0x0},
+ { 0x100a6, 0x0},
+ { 0x100a7, 0x0},
+ { 0x110a0, 0x0},
+ { 0x110a1, 0x0},
+ { 0x110a2, 0x0},
+ { 0x110a3, 0x0},
+ { 0x110a4, 0x0},
+ { 0x110a5, 0x0},
+ { 0x110a6, 0x0},
+ { 0x110a7, 0x0},
+ { 0x120a0, 0x0},
+ { 0x120a1, 0x0},
+ { 0x120a2, 0x0},
+ { 0x120a3, 0x0},
+ { 0x120a4, 0x0},
+ { 0x120a5, 0x0},
+ { 0x120a6, 0x0},
+ { 0x120a7, 0x0},
+ { 0x130a0, 0x0},
+ { 0x130a1, 0x0},
+ { 0x130a2, 0x0},
+ { 0x130a3, 0x0},
+ { 0x130a4, 0x0},
+ { 0x130a5, 0x0},
+ { 0x130a6, 0x0},
+ { 0x130a7, 0x0},
+ { 0x2007c, 0x0},
+ { 0x12007c, 0x0},
+ { 0x22007c, 0x0},
+ { 0x2007d, 0x0},
+ { 0x12007d, 0x0},
+ { 0x22007d, 0x0},
+ { 0x400fd, 0x0},
+ { 0x400c0, 0x0},
+ { 0x90201, 0x0},
+ { 0x190201, 0x0},
+ { 0x290201, 0x0},
+ { 0x90202, 0x0},
+ { 0x190202, 0x0},
+ { 0x290202, 0x0},
+ { 0x90203, 0x0},
+ { 0x190203, 0x0},
+ { 0x290203, 0x0},
+ { 0x90204, 0x0},
+ { 0x190204, 0x0},
+ { 0x290204, 0x0},
+ { 0x90205, 0x0},
+ { 0x190205, 0x0},
+ { 0x290205, 0x0},
+ { 0x90206, 0x0},
+ { 0x190206, 0x0},
+ { 0x290206, 0x0},
+ { 0x90207, 0x0},
+ { 0x190207, 0x0},
+ { 0x290207, 0x0},
+ { 0x90208, 0x0},
+ { 0x190208, 0x0},
+ { 0x290208, 0x0},
+ { 0x10062, 0x0},
+ { 0x10162, 0x0},
+ { 0x10262, 0x0},
+ { 0x10362, 0x0},
+ { 0x10462, 0x0},
+ { 0x10562, 0x0},
+ { 0x10662, 0x0},
+ { 0x10762, 0x0},
+ { 0x10862, 0x0},
+ { 0x11062, 0x0},
+ { 0x11162, 0x0},
+ { 0x11262, 0x0},
+ { 0x11362, 0x0},
+ { 0x11462, 0x0},
+ { 0x11562, 0x0},
+ { 0x11662, 0x0},
+ { 0x11762, 0x0},
+ { 0x11862, 0x0},
+ { 0x12062, 0x0},
+ { 0x12162, 0x0},
+ { 0x12262, 0x0},
+ { 0x12362, 0x0},
+ { 0x12462, 0x0},
+ { 0x12562, 0x0},
+ { 0x12662, 0x0},
+ { 0x12762, 0x0},
+ { 0x12862, 0x0},
+ { 0x13062, 0x0},
+ { 0x13162, 0x0},
+ { 0x13262, 0x0},
+ { 0x13362, 0x0},
+ { 0x13462, 0x0},
+ { 0x13562, 0x0},
+ { 0x13662, 0x0},
+ { 0x13762, 0x0},
+ { 0x13862, 0x0},
+ { 0x20077, 0x0},
+ { 0x10001, 0x0},
+ { 0x11001, 0x0},
+ { 0x12001, 0x0},
+ { 0x13001, 0x0},
+ { 0x10040, 0x0},
+ { 0x10140, 0x0},
+ { 0x10240, 0x0},
+ { 0x10340, 0x0},
+ { 0x10440, 0x0},
+ { 0x10540, 0x0},
+ { 0x10640, 0x0},
+ { 0x10740, 0x0},
+ { 0x10840, 0x0},
+ { 0x10030, 0x0},
+ { 0x10130, 0x0},
+ { 0x10230, 0x0},
+ { 0x10330, 0x0},
+ { 0x10430, 0x0},
+ { 0x10530, 0x0},
+ { 0x10630, 0x0},
+ { 0x10730, 0x0},
+ { 0x10830, 0x0},
+ { 0x11040, 0x0},
+ { 0x11140, 0x0},
+ { 0x11240, 0x0},
+ { 0x11340, 0x0},
+ { 0x11440, 0x0},
+ { 0x11540, 0x0},
+ { 0x11640, 0x0},
+ { 0x11740, 0x0},
+ { 0x11840, 0x0},
+ { 0x11030, 0x0},
+ { 0x11130, 0x0},
+ { 0x11230, 0x0},
+ { 0x11330, 0x0},
+ { 0x11430, 0x0},
+ { 0x11530, 0x0},
+ { 0x11630, 0x0},
+ { 0x11730, 0x0},
+ { 0x11830, 0x0},
+ { 0x12040, 0x0},
+ { 0x12140, 0x0},
+ { 0x12240, 0x0},
+ { 0x12340, 0x0},
+ { 0x12440, 0x0},
+ { 0x12540, 0x0},
+ { 0x12640, 0x0},
+ { 0x12740, 0x0},
+ { 0x12840, 0x0},
+ { 0x12030, 0x0},
+ { 0x12130, 0x0},
+ { 0x12230, 0x0},
+ { 0x12330, 0x0},
+ { 0x12430, 0x0},
+ { 0x12530, 0x0},
+ { 0x12630, 0x0},
+ { 0x12730, 0x0},
+ { 0x12830, 0x0},
+ { 0x13040, 0x0},
+ { 0x13140, 0x0},
+ { 0x13240, 0x0},
+ { 0x13340, 0x0},
+ { 0x13440, 0x0},
+ { 0x13540, 0x0},
+ { 0x13640, 0x0},
+ { 0x13740, 0x0},
+ { 0x13840, 0x0},
+ { 0x13030, 0x0},
+ { 0x13130, 0x0},
+ { 0x13230, 0x0},
+ { 0x13330, 0x0},
+ { 0x13430, 0x0},
+ { 0x13530, 0x0},
+ { 0x13630, 0x0},
+ { 0x13730, 0x0},
+ { 0x13830, 0x0},
+};
+
+/* P0 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x131f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x110},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P1 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x101},
+ {0x54003, 0x190},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x110},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P2 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x102},
+ {0x54003, 0x64},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x110},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P0 2D message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x61},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400f, 0x100},
+ {0x54010, 0x1f7f},
+ {0x54012, 0x110},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x1},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ { 0xd0000, 0x1 },
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+ {0xd0000, 0x0},
+ {0x90000, 0x10},
+ {0x90001, 0x400},
+ {0x90002, 0x10e},
+ {0x90003, 0x0},
+ {0x90004, 0x0},
+ {0x90005, 0x8},
+ {0x90029, 0xb},
+ {0x9002a, 0x480},
+ {0x9002b, 0x109},
+ {0x9002c, 0x8},
+ {0x9002d, 0x448},
+ {0x9002e, 0x139},
+ {0x9002f, 0x8},
+ {0x90030, 0x478},
+ {0x90031, 0x109},
+ {0x90032, 0x0},
+ {0x90033, 0xe8},
+ {0x90034, 0x109},
+ {0x90035, 0x2},
+ {0x90036, 0x10},
+ {0x90037, 0x139},
+ {0x90038, 0xf},
+ {0x90039, 0x7c0},
+ {0x9003a, 0x139},
+ {0x9003b, 0x44},
+ {0x9003c, 0x630},
+ {0x9003d, 0x159},
+ {0x9003e, 0x14f},
+ {0x9003f, 0x630},
+ {0x90040, 0x159},
+ {0x90041, 0x47},
+ {0x90042, 0x630},
+ {0x90043, 0x149},
+ {0x90044, 0x4f},
+ {0x90045, 0x630},
+ {0x90046, 0x179},
+ {0x90047, 0x8},
+ {0x90048, 0xe0},
+ {0x90049, 0x109},
+ {0x9004a, 0x0},
+ {0x9004b, 0x7c8},
+ {0x9004c, 0x109},
+ {0x9004d, 0x0},
+ {0x9004e, 0x1},
+ {0x9004f, 0x8},
+ {0x90050, 0x0},
+ {0x90051, 0x45a},
+ {0x90052, 0x9},
+ {0x90053, 0x0},
+ {0x90054, 0x448},
+ {0x90055, 0x109},
+ {0x90056, 0x40},
+ {0x90057, 0x630},
+ {0x90058, 0x179},
+ {0x90059, 0x1},
+ {0x9005a, 0x618},
+ {0x9005b, 0x109},
+ {0x9005c, 0x40c0},
+ {0x9005d, 0x630},
+ {0x9005e, 0x149},
+ {0x9005f, 0x8},
+ {0x90060, 0x4},
+ {0x90061, 0x48},
+ {0x90062, 0x4040},
+ {0x90063, 0x630},
+ {0x90064, 0x149},
+ {0x90065, 0x0},
+ {0x90066, 0x4},
+ {0x90067, 0x48},
+ {0x90068, 0x40},
+ {0x90069, 0x630},
+ {0x9006a, 0x149},
+ {0x9006b, 0x10},
+ {0x9006c, 0x4},
+ {0x9006d, 0x18},
+ {0x9006e, 0x0},
+ {0x9006f, 0x4},
+ {0x90070, 0x78},
+ {0x90071, 0x549},
+ {0x90072, 0x630},
+ {0x90073, 0x159},
+ {0x90074, 0xd49},
+ {0x90075, 0x630},
+ {0x90076, 0x159},
+ {0x90077, 0x94a},
+ {0x90078, 0x630},
+ {0x90079, 0x159},
+ {0x9007a, 0x441},
+ {0x9007b, 0x630},
+ {0x9007c, 0x149},
+ {0x9007d, 0x42},
+ {0x9007e, 0x630},
+ {0x9007f, 0x149},
+ {0x90080, 0x1},
+ {0x90081, 0x630},
+ {0x90082, 0x149},
+ {0x90083, 0x0},
+ {0x90084, 0xe0},
+ {0x90085, 0x109},
+ {0x90086, 0xa},
+ {0x90087, 0x10},
+ {0x90088, 0x109},
+ {0x90089, 0x9},
+ {0x9008a, 0x3c0},
+ {0x9008b, 0x149},
+ {0x9008c, 0x9},
+ {0x9008d, 0x3c0},
+ {0x9008e, 0x159},
+ {0x9008f, 0x18},
+ {0x90090, 0x10},
+ {0x90091, 0x109},
+ {0x90092, 0x0},
+ {0x90093, 0x3c0},
+ {0x90094, 0x109},
+ {0x90095, 0x18},
+ {0x90096, 0x4},
+ {0x90097, 0x48},
+ {0x90098, 0x18},
+ {0x90099, 0x4},
+ {0x9009a, 0x58},
+ {0x9009b, 0xa},
+ {0x9009c, 0x10},
+ {0x9009d, 0x109},
+ {0x9009e, 0x2},
+ {0x9009f, 0x10},
+ {0x900a0, 0x109},
+ {0x900a1, 0x5},
+ {0x900a2, 0x7c0},
+ {0x900a3, 0x109},
+ {0x900a4, 0x10},
+ {0x900a5, 0x10},
+ {0x900a6, 0x109},
+ {0x40000, 0x811},
+ {0x40020, 0x880},
+ {0x40040, 0x0},
+ {0x40060, 0x0},
+ {0x40001, 0x4008},
+ {0x40021, 0x83},
+ {0x40041, 0x4f},
+ {0x40061, 0x0},
+ {0x40002, 0x4040},
+ {0x40022, 0x83},
+ {0x40042, 0x51},
+ {0x40062, 0x0},
+ {0x40003, 0x811},
+ {0x40023, 0x880},
+ {0x40043, 0x0},
+ {0x40063, 0x0},
+ {0x40004, 0x720},
+ {0x40024, 0xf},
+ {0x40044, 0x1740},
+ {0x40064, 0x0},
+ {0x40005, 0x16},
+ {0x40025, 0x83},
+ {0x40045, 0x4b},
+ {0x40065, 0x0},
+ {0x40006, 0x716},
+ {0x40026, 0xf},
+ {0x40046, 0x2001},
+ {0x40066, 0x0},
+ {0x40007, 0x716},
+ {0x40027, 0xf},
+ {0x40047, 0x2800},
+ {0x40067, 0x0},
+ {0x40008, 0x716},
+ {0x40028, 0xf},
+ {0x40048, 0xf00},
+ {0x40068, 0x0},
+ {0x40009, 0x720},
+ {0x40029, 0xf},
+ {0x40049, 0x1400},
+ {0x40069, 0x0},
+ {0x4000a, 0xe08},
+ {0x4002a, 0xc15},
+ {0x4004a, 0x0},
+ {0x4006a, 0x0},
+ {0x4000b, 0x623},
+ {0x4002b, 0x15},
+ {0x4004b, 0x0},
+ {0x4006b, 0x0},
+ {0x4000c, 0x4028},
+ {0x4002c, 0x80},
+ {0x4004c, 0x0},
+ {0x4006c, 0x0},
+ {0x4000d, 0xe08},
+ {0x4002d, 0xc1a},
+ {0x4004d, 0x0},
+ {0x4006d, 0x0},
+ {0x4000e, 0x623},
+ {0x4002e, 0x1a},
+ {0x4004e, 0x0},
+ {0x4006e, 0x0},
+ {0x4000f, 0x4040},
+ {0x4002f, 0x80},
+ {0x4004f, 0x0},
+ {0x4006f, 0x0},
+ {0x40010, 0x2604},
+ {0x40030, 0x15},
+ {0x40050, 0x0},
+ {0x40070, 0x0},
+ {0x40011, 0x708},
+ {0x40031, 0x5},
+ {0x40051, 0x0},
+ {0x40071, 0x2002},
+ {0x40012, 0x8},
+ {0x40032, 0x80},
+ {0x40052, 0x0},
+ {0x40072, 0x0},
+ {0x40013, 0x2604},
+ {0x40033, 0x1a},
+ {0x40053, 0x0},
+ {0x40073, 0x0},
+ {0x40014, 0x708},
+ {0x40034, 0xa},
+ {0x40054, 0x0},
+ {0x40074, 0x2002},
+ {0x40015, 0x4040},
+ {0x40035, 0x80},
+ {0x40055, 0x0},
+ {0x40075, 0x0},
+ {0x40016, 0x60a},
+ {0x40036, 0x15},
+ {0x40056, 0x1200},
+ {0x40076, 0x0},
+ {0x40017, 0x61a},
+ {0x40037, 0x15},
+ {0x40057, 0x1300},
+ {0x40077, 0x0},
+ {0x40018, 0x60a},
+ {0x40038, 0x1a},
+ {0x40058, 0x1200},
+ {0x40078, 0x0},
+ {0x40019, 0x642},
+ {0x40039, 0x1a},
+ {0x40059, 0x1300},
+ {0x40079, 0x0},
+ {0x4001a, 0x4808},
+ {0x4003a, 0x880},
+ {0x4005a, 0x0},
+ {0x4007a, 0x0},
+ {0x900a7, 0x0},
+ {0x900a8, 0x790},
+ {0x900a9, 0x11a},
+ {0x900aa, 0x8},
+ {0x900ab, 0x7aa},
+ {0x900ac, 0x2a},
+ {0x900ad, 0x10},
+ {0x900ae, 0x7b2},
+ {0x900af, 0x2a},
+ {0x900b0, 0x0},
+ {0x900b1, 0x7c8},
+ {0x900b2, 0x109},
+ {0x900b3, 0x10},
+ {0x900b4, 0x2a8},
+ {0x900b5, 0x129},
+ {0x900b6, 0x8},
+ {0x900b7, 0x370},
+ {0x900b8, 0x129},
+ {0x900b9, 0xa},
+ {0x900ba, 0x3c8},
+ {0x900bb, 0x1a9},
+ {0x900bc, 0xc},
+ {0x900bd, 0x408},
+ {0x900be, 0x199},
+ {0x900bf, 0x14},
+ {0x900c0, 0x790},
+ {0x900c1, 0x11a},
+ {0x900c2, 0x8},
+ {0x900c3, 0x4},
+ {0x900c4, 0x18},
+ {0x900c5, 0xe},
+ {0x900c6, 0x408},
+ {0x900c7, 0x199},
+ {0x900c8, 0x8},
+ {0x900c9, 0x8568},
+ {0x900ca, 0x108},
+ {0x900cb, 0x18},
+ {0x900cc, 0x790},
+ {0x900cd, 0x16a},
+ {0x900ce, 0x8},
+ {0x900cf, 0x1d8},
+ {0x900d0, 0x169},
+ {0x900d1, 0x10},
+ {0x900d2, 0x8558},
+ {0x900d3, 0x168},
+ {0x900d4, 0x70},
+ {0x900d5, 0x788},
+ {0x900d6, 0x16a},
+ {0x900d7, 0x1ff8},
+ {0x900d8, 0x85a8},
+ {0x900d9, 0x1e8},
+ {0x900da, 0x50},
+ {0x900db, 0x798},
+ {0x900dc, 0x16a},
+ {0x900dd, 0x60},
+ {0x900de, 0x7a0},
+ {0x900df, 0x16a},
+ {0x900e0, 0x8},
+ {0x900e1, 0x8310},
+ {0x900e2, 0x168},
+ {0x900e3, 0x8},
+ {0x900e4, 0xa310},
+ {0x900e5, 0x168},
+ {0x900e6, 0xa},
+ {0x900e7, 0x408},
+ {0x900e8, 0x169},
+ {0x900e9, 0x6e},
+ {0x900ea, 0x0},
+ {0x900eb, 0x68},
+ {0x900ec, 0x0},
+ {0x900ed, 0x408},
+ {0x900ee, 0x169},
+ {0x900ef, 0x0},
+ {0x900f0, 0x8310},
+ {0x900f1, 0x168},
+ {0x900f2, 0x0},
+ {0x900f3, 0xa310},
+ {0x900f4, 0x168},
+ {0x900f5, 0x1ff8},
+ {0x900f6, 0x85a8},
+ {0x900f7, 0x1e8},
+ {0x900f8, 0x68},
+ {0x900f9, 0x798},
+ {0x900fa, 0x16a},
+ {0x900fb, 0x78},
+ {0x900fc, 0x7a0},
+ {0x900fd, 0x16a},
+ {0x900fe, 0x68},
+ {0x900ff, 0x790},
+ {0x90100, 0x16a},
+ {0x90101, 0x8},
+ {0x90102, 0x8b10},
+ {0x90103, 0x168},
+ {0x90104, 0x8},
+ {0x90105, 0xab10},
+ {0x90106, 0x168},
+ {0x90107, 0xa},
+ {0x90108, 0x408},
+ {0x90109, 0x169},
+ {0x9010a, 0x58},
+ {0x9010b, 0x0},
+ {0x9010c, 0x68},
+ {0x9010d, 0x0},
+ {0x9010e, 0x408},
+ {0x9010f, 0x169},
+ {0x90110, 0x0},
+ {0x90111, 0x8b10},
+ {0x90112, 0x168},
+ {0x90113, 0x0},
+ {0x90114, 0xab10},
+ {0x90115, 0x168},
+ {0x90116, 0x0},
+ {0x90117, 0x1d8},
+ {0x90118, 0x169},
+ {0x90119, 0x80},
+ {0x9011a, 0x790},
+ {0x9011b, 0x16a},
+ {0x9011c, 0x18},
+ {0x9011d, 0x7aa},
+ {0x9011e, 0x6a},
+ {0x9011f, 0xa},
+ {0x90120, 0x0},
+ {0x90121, 0x1e9},
+ {0x90122, 0x8},
+ {0x90123, 0x8080},
+ {0x90124, 0x108},
+ {0x90125, 0xf},
+ {0x90126, 0x408},
+ {0x90127, 0x169},
+ {0x90128, 0xc},
+ {0x90129, 0x0},
+ {0x9012a, 0x68},
+ {0x9012b, 0x9},
+ {0x9012c, 0x0},
+ {0x9012d, 0x1a9},
+ {0x9012e, 0x0},
+ {0x9012f, 0x408},
+ {0x90130, 0x169},
+ {0x90131, 0x0},
+ {0x90132, 0x8080},
+ {0x90133, 0x108},
+ {0x90134, 0x8},
+ {0x90135, 0x7aa},
+ {0x90136, 0x6a},
+ {0x90137, 0x0},
+ {0x90138, 0x8568},
+ {0x90139, 0x108},
+ {0x9013a, 0xb7},
+ {0x9013b, 0x790},
+ {0x9013c, 0x16a},
+ {0x9013d, 0x1f},
+ {0x9013e, 0x0},
+ {0x9013f, 0x68},
+ {0x90140, 0x8},
+ {0x90141, 0x8558},
+ {0x90142, 0x168},
+ {0x90143, 0xf},
+ {0x90144, 0x408},
+ {0x90145, 0x169},
+ {0x90146, 0xc},
+ {0x90147, 0x0},
+ {0x90148, 0x68},
+ {0x90149, 0x0},
+ {0x9014a, 0x408},
+ {0x9014b, 0x169},
+ {0x9014c, 0x0},
+ {0x9014d, 0x8558},
+ {0x9014e, 0x168},
+ {0x9014f, 0x8},
+ {0x90150, 0x3c8},
+ {0x90151, 0x1a9},
+ {0x90152, 0x3},
+ {0x90153, 0x370},
+ {0x90154, 0x129},
+ {0x90155, 0x20},
+ {0x90156, 0x2aa},
+ {0x90157, 0x9},
+ {0x90158, 0x0},
+ {0x90159, 0x400},
+ {0x9015a, 0x10e},
+ {0x9015b, 0x8},
+ {0x9015c, 0xe8},
+ {0x9015d, 0x109},
+ {0x9015e, 0x0},
+ {0x9015f, 0x8140},
+ {0x90160, 0x10c},
+ {0x90161, 0x10},
+ {0x90162, 0x8138},
+ {0x90163, 0x10c},
+ {0x90164, 0x8},
+ {0x90165, 0x7c8},
+ {0x90166, 0x101},
+ {0x90167, 0x8},
+ {0x90168, 0x0},
+ {0x90169, 0x8},
+ {0x9016a, 0x8},
+ {0x9016b, 0x448},
+ {0x9016c, 0x109},
+ {0x9016d, 0xf},
+ {0x9016e, 0x7c0},
+ {0x9016f, 0x109},
+ {0x90170, 0x0},
+ {0x90171, 0xe8},
+ {0x90172, 0x109},
+ {0x90173, 0x47},
+ {0x90174, 0x630},
+ {0x90175, 0x109},
+ {0x90176, 0x8},
+ {0x90177, 0x618},
+ {0x90178, 0x109},
+ {0x90179, 0x8},
+ {0x9017a, 0xe0},
+ {0x9017b, 0x109},
+ {0x9017c, 0x0},
+ {0x9017d, 0x7c8},
+ {0x9017e, 0x109},
+ {0x9017f, 0x8},
+ {0x90180, 0x8140},
+ {0x90181, 0x10c},
+ {0x90182, 0x0},
+ {0x90183, 0x1},
+ {0x90184, 0x8},
+ {0x90185, 0x8},
+ {0x90186, 0x4},
+ {0x90187, 0x8},
+ {0x90188, 0x8},
+ {0x90189, 0x7c8},
+ {0x9018a, 0x101},
+ {0x90006, 0x0},
+ {0x90007, 0x0},
+ {0x90008, 0x8},
+ {0x90009, 0x0},
+ {0x9000a, 0x0},
+ {0x9000b, 0x0},
+ {0xd00e7, 0x400},
+ {0x90017, 0x0},
+ {0x9001f, 0x2a},
+ {0x90026, 0x6a},
+ {0x400d0, 0x0},
+ {0x400d1, 0x101},
+ {0x400d2, 0x105},
+ {0x400d3, 0x107},
+ {0x400d4, 0x10f},
+ {0x400d5, 0x202},
+ {0x400d6, 0x20a},
+ {0x400d7, 0x20b},
+ {0x2003a, 0x2},
+ {0x2000b, 0x5d},
+ {0x2000c, 0xbb},
+ {0x2000d, 0x753},
+ {0x2000e, 0x2c},
+ {0x12000b, 0xc},
+ {0x12000c, 0x19},
+ {0x12000d, 0xfa},
+ {0x12000e, 0x10},
+ {0x22000b, 0x3},
+ {0x22000c, 0x6},
+ {0x22000d, 0x3e},
+ {0x22000e, 0x10},
+ {0x9000c, 0x0},
+ {0x9000d, 0x173},
+ {0x9000e, 0x60},
+ {0x9000f, 0x6110},
+ {0x90010, 0x2152},
+ {0x90011, 0xdfbd},
+ {0x90012, 0x60},
+ {0x90013, 0x6152},
+ {0x20010, 0x5a},
+ {0x20011, 0x3},
+ {0x120010, 0x5a},
+ {0x120011, 0x3},
+ {0x220010, 0x5a},
+ {0x220011, 0x3},
+ {0x40080, 0xe0},
+ {0x40081, 0x12},
+ {0x40082, 0xe0},
+ {0x40083, 0x12},
+ {0x40084, 0xe0},
+ {0x40085, 0x12},
+ {0x140080, 0xe0},
+ {0x140081, 0x12},
+ {0x140082, 0xe0},
+ {0x140083, 0x12},
+ {0x140084, 0xe0},
+ {0x140085, 0x12},
+ {0x240080, 0xe0},
+ {0x240081, 0x12},
+ {0x240082, 0xe0},
+ {0x240083, 0x12},
+ {0x240084, 0xe0},
+ {0x240085, 0x12},
+ {0x400fd, 0xf},
+ {0x10011, 0x1},
+ {0x10012, 0x1},
+ {0x10013, 0x180},
+ {0x10018, 0x1},
+ {0x10002, 0x6209},
+ {0x100b2, 0x1},
+ {0x101b4, 0x1},
+ {0x102b4, 0x1},
+ {0x103b4, 0x1},
+ {0x104b4, 0x1},
+ {0x105b4, 0x1},
+ {0x106b4, 0x1},
+ {0x107b4, 0x1},
+ {0x108b4, 0x1},
+ {0x11011, 0x1},
+ {0x11012, 0x1},
+ {0x11013, 0x180},
+ {0x11018, 0x1},
+ {0x11002, 0x6209},
+ {0x110b2, 0x1},
+ {0x111b4, 0x1},
+ {0x112b4, 0x1},
+ {0x113b4, 0x1},
+ {0x114b4, 0x1},
+ {0x115b4, 0x1},
+ {0x116b4, 0x1},
+ {0x117b4, 0x1},
+ {0x118b4, 0x1},
+ {0x12011, 0x1},
+ {0x12012, 0x1},
+ {0x12013, 0x180},
+ {0x12018, 0x1},
+ {0x12002, 0x6209},
+ {0x120b2, 0x1},
+ {0x121b4, 0x1},
+ {0x122b4, 0x1},
+ {0x123b4, 0x1},
+ {0x124b4, 0x1},
+ {0x125b4, 0x1},
+ {0x126b4, 0x1},
+ {0x127b4, 0x1},
+ {0x128b4, 0x1},
+ {0x13011, 0x1},
+ {0x13012, 0x1},
+ {0x13013, 0x180},
+ {0x13018, 0x1},
+ {0x13002, 0x6209},
+ {0x130b2, 0x1},
+ {0x131b4, 0x1},
+ {0x132b4, 0x1},
+ {0x133b4, 0x1},
+ {0x134b4, 0x1},
+ {0x135b4, 0x1},
+ {0x136b4, 0x1},
+ {0x137b4, 0x1},
+ {0x138b4, 0x1},
+ {0x2003a, 0x2},
+ {0xc0080, 0x2},
+ {0xd0000, 0x1}
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+ {
+ /* P0 3000mts 1D */
+ .drate = 3000,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp0_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+ },
+ {
+ /* P1 400mts 1D */
+ .drate = 400,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp1_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+ },
+ {
+ /* P2 100mts 1D */
+ .drate = 100,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp2_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+ },
+ {
+ /* P0 3000mts 2D */
+ .drate = 3000,
+ .fw_type = FW_2D_IMAGE,
+ .fsp_cfg = ddr_fsp0_2d_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+ },
+};
+
+/* ddr timing config params */
+struct dram_timing_info ucm_dram_timing_01061010 = {
+ .ddrc_cfg = ddr_ddrc_cfg,
+ .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+ .ddrphy_cfg = ddr_ddrphy_cfg,
+ .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+ .fsp_msg = ddr_dram_fsp_msg,
+ .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+ .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+ .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+ .ddrphy_pie = ddr_phy_pie,
+ .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+ .fsp_table = { 3000, 400, 100, },
+};
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff000110.c b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff000110.c
new file mode 100644
index 0000000000..2334722497
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff000110.c
@@ -0,0 +1,1847 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ *
+ * Generated code from MX8M_DDR_tool
+ * Align with uboot-imx_v2018.03_4.14.78_1.0.0_ga
+ */
+
+#include <linux/kernel.h>
+#include <common.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/lpddr4_define.h>
+
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+ /** Initialize DDRC registers **/
+ {0x3d400304, 0x1},
+ {0x3d400030, 0x1},
+ {0x3d400000, 0xa3080020},
+ {0x3d400020, 0x223},
+ {0x3d400024, 0x3a980},
+ {0x3d400064, 0x5b00d2},
+ {0x3d4000d0, 0xc00305ba},
+ {0x3d4000d4, 0x940000},
+ {0x3d4000dc, 0xd4002d},
+ {0x3d4000e0, 0x310000},
+ {0x3d4000e8, 0x66004d},
+ {0x3d4000ec, 0x16004d},
+ {0x3d400100, 0x191e1920},
+ {0x3d400104, 0x60630},
+ {0x3d40010c, 0xb0b000},
+ {0x3d400110, 0xe04080e},
+ {0x3d400114, 0x2040c0c},
+ {0x3d400118, 0x1010007},
+ {0x3d40011c, 0x401},
+ {0x3d400130, 0x20600},
+ {0x3d400134, 0xc100002},
+ {0x3d400138, 0xd8},
+ {0x3d400144, 0x96004b},
+ {0x3d400180, 0x2ee0017},
+ {0x3d400184, 0x2605b8e},
+ {0x3d400188, 0x0},
+ {0x3d400190, 0x497820a},
+ {0x3d400194, 0x80303},
+ {0x3d4001b4, 0x170a},
+ {0x3d4001a0, 0xe0400018},
+ {0x3d4001a4, 0xdf00e4},
+ {0x3d4001a8, 0x80000000},
+ {0x3d4001b0, 0x11},
+ {0x3d4001c0, 0x1},
+ {0x3d4001c4, 0x0},
+ {0x3d4000f4, 0xc99},
+ {0x3d400108, 0x70e1617},
+ {0x3d400200, 0x17},
+ {0x3d40020c, 0x0},
+ {0x3d400210, 0x1f1f},
+ {0x3d400204, 0x80808},
+ {0x3d400214, 0x7070707},
+ {0x3d400218, 0x7070707},
+ {0x3d400250, 0x29001701},
+ {0x3d400254, 0x2c},
+ {0x3d40025c, 0x4000030},
+ {0x3d400264, 0x900093e7},
+ {0x3d40026c, 0x2005574},
+ {0x3d400400, 0x111},
+ {0x3d400408, 0x72ff},
+ {0x3d400494, 0x2100e07},
+ {0x3d400498, 0x620096},
+ {0x3d40049c, 0x1100e07},
+ {0x3d4004a0, 0xc8012c},
+ {0x3d402020, 0x21},
+ {0x3d402024, 0x7d00},
+ {0x3d402050, 0x20d040},
+ {0x3d402064, 0xc001c},
+ {0x3d4020dc, 0x840000},
+ {0x3d4020e0, 0x310000},
+ {0x3d4020e8, 0x66004d},
+ {0x3d4020ec, 0x16004d},
+ {0x3d402100, 0xa040305},
+ {0x3d402104, 0x30407},
+ {0x3d402108, 0x203060b},
+ {0x3d40210c, 0x505000},
+ {0x3d402110, 0x2040202},
+ {0x3d402114, 0x2030202},
+ {0x3d402118, 0x1010004},
+ {0x3d40211c, 0x301},
+ {0x3d402130, 0x20300},
+ {0x3d402134, 0xa100002},
+ {0x3d402138, 0x1d},
+ {0x3d402144, 0x14000a},
+ {0x3d402180, 0x640004},
+ {0x3d402190, 0x3818200},
+ {0x3d402194, 0x80303},
+ {0x3d4021b4, 0x100},
+ {0x3d403020, 0x21},
+ {0x3d403024, 0x1f40},
+ {0x3d403050, 0x20d040},
+ {0x3d403064, 0x30007},
+ {0x3d4030dc, 0x840000},
+ {0x3d4030e0, 0x310000},
+ {0x3d4030e8, 0x66004d},
+ {0x3d4030ec, 0x16004d},
+ {0x3d403100, 0xa010102},
+ {0x3d403104, 0x30404},
+ {0x3d403108, 0x203060b},
+ {0x3d40310c, 0x505000},
+ {0x3d403110, 0x2040202},
+ {0x3d403114, 0x2030202},
+ {0x3d403118, 0x1010004},
+ {0x3d40311c, 0x301},
+ {0x3d403130, 0x20300},
+ {0x3d403134, 0xa100002},
+ {0x3d403138, 0x8},
+ {0x3d403144, 0x50003},
+ {0x3d403180, 0x190004},
+ {0x3d403190, 0x3818200},
+ {0x3d403194, 0x80303},
+ {0x3d4031b4, 0x100},
+ {0x3d400028, 0x0},
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+ {0x100a0, 0x0},
+ {0x100a1, 0x1},
+ {0x100a2, 0x2},
+ {0x100a3, 0x3},
+ {0x100a4, 0x4},
+ {0x100a5, 0x5},
+ {0x100a6, 0x6},
+ {0x100a7, 0x7},
+ {0x110a0, 0x0},
+ {0x110a1, 0x1},
+ {0x110a2, 0x3},
+ {0x110a3, 0x4},
+ {0x110a4, 0x5},
+ {0x110a5, 0x2},
+ {0x110a6, 0x7},
+ {0x110a7, 0x6},
+ {0x120a0, 0x0},
+ {0x120a1, 0x1},
+ {0x120a2, 0x3},
+ {0x120a3, 0x2},
+ {0x120a4, 0x5},
+ {0x120a5, 0x4},
+ {0x120a6, 0x7},
+ {0x120a7, 0x6},
+ {0x130a0, 0x0},
+ {0x130a1, 0x1},
+ {0x130a2, 0x2},
+ {0x130a3, 0x3},
+ {0x130a4, 0x4},
+ {0x130a5, 0x5},
+ {0x130a6, 0x6},
+ {0x130a7, 0x7},
+ {0x1005f, 0x1ff},
+ {0x1015f, 0x1ff},
+ {0x1105f, 0x1ff},
+ {0x1115f, 0x1ff},
+ {0x1205f, 0x1ff},
+ {0x1215f, 0x1ff},
+ {0x1305f, 0x1ff},
+ {0x1315f, 0x1ff},
+ {0x11005f, 0x1ff},
+ {0x11015f, 0x1ff},
+ {0x11105f, 0x1ff},
+ {0x11115f, 0x1ff},
+ {0x11205f, 0x1ff},
+ {0x11215f, 0x1ff},
+ {0x11305f, 0x1ff},
+ {0x11315f, 0x1ff},
+ {0x21005f, 0x1ff},
+ {0x21015f, 0x1ff},
+ {0x21105f, 0x1ff},
+ {0x21115f, 0x1ff},
+ {0x21205f, 0x1ff},
+ {0x21215f, 0x1ff},
+ {0x21305f, 0x1ff},
+ {0x21315f, 0x1ff},
+ {0x55, 0x1ff},
+ {0x1055, 0x1ff},
+ {0x2055, 0x1ff},
+ {0x3055, 0x1ff},
+ {0x4055, 0x1ff},
+ {0x5055, 0x1ff},
+ {0x6055, 0x1ff},
+ {0x7055, 0x1ff},
+ {0x8055, 0x1ff},
+ {0x9055, 0x1ff},
+ {0x200c5, 0x19},
+ {0x1200c5, 0x7},
+ {0x2200c5, 0x7},
+ {0x2002e, 0x2},
+ {0x12002e, 0x2},
+ {0x22002e, 0x2},
+ {0x90204, 0x0},
+ {0x190204, 0x0},
+ {0x290204, 0x0},
+ {0x20024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x120024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x220024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x20056, 0x3},
+ {0x120056, 0xa},
+ {0x220056, 0xa},
+ {0x1004d, 0xe00},
+ {0x1014d, 0xe00},
+ {0x1104d, 0xe00},
+ {0x1114d, 0xe00},
+ {0x1204d, 0xe00},
+ {0x1214d, 0xe00},
+ {0x1304d, 0xe00},
+ {0x1314d, 0xe00},
+ {0x11004d, 0xe00},
+ {0x11014d, 0xe00},
+ {0x11104d, 0xe00},
+ {0x11114d, 0xe00},
+ {0x11204d, 0xe00},
+ {0x11214d, 0xe00},
+ {0x11304d, 0xe00},
+ {0x11314d, 0xe00},
+ {0x21004d, 0xe00},
+ {0x21014d, 0xe00},
+ {0x21104d, 0xe00},
+ {0x21114d, 0xe00},
+ {0x21204d, 0xe00},
+ {0x21214d, 0xe00},
+ {0x21304d, 0xe00},
+ {0x21314d, 0xe00},
+ {0x10049, 0xeba},
+ {0x10149, 0xeba},
+ {0x11049, 0xeba},
+ {0x11149, 0xeba},
+ {0x12049, 0xeba},
+ {0x12149, 0xeba},
+ {0x13049, 0xeba},
+ {0x13149, 0xeba},
+ {0x110049, 0xeba},
+ {0x110149, 0xeba},
+ {0x111049, 0xeba},
+ {0x111149, 0xeba},
+ {0x112049, 0xeba},
+ {0x112149, 0xeba},
+ {0x113049, 0xeba},
+ {0x113149, 0xeba},
+ {0x210049, 0xeba},
+ {0x210149, 0xeba},
+ {0x211049, 0xeba},
+ {0x211149, 0xeba},
+ {0x212049, 0xeba},
+ {0x212149, 0xeba},
+ {0x213049, 0xeba},
+ {0x213149, 0xeba},
+ {0x43, 0x63},
+ {0x1043, 0x63},
+ {0x2043, 0x63},
+ {0x3043, 0x63},
+ {0x4043, 0x63},
+ {0x5043, 0x63},
+ {0x6043, 0x63},
+ {0x7043, 0x63},
+ {0x8043, 0x63},
+ {0x9043, 0x63},
+ {0x20018, 0x3},
+ {0x20075, 0x4},
+ {0x20050, 0x0},
+ {0x20008, 0x2ee},
+ {0x120008, 0x64},
+ {0x220008, 0x19},
+ {0x20088, 0x9},
+ {0x200b2, 0xdc},
+ {0x10043, 0x5a1},
+ {0x10143, 0x5a1},
+ {0x11043, 0x5a1},
+ {0x11143, 0x5a1},
+ {0x12043, 0x5a1},
+ {0x12143, 0x5a1},
+ {0x13043, 0x5a1},
+ {0x13143, 0x5a1},
+ {0x1200b2, 0xdc},
+ {0x110043, 0x5a1},
+ {0x110143, 0x5a1},
+ {0x111043, 0x5a1},
+ {0x111143, 0x5a1},
+ {0x112043, 0x5a1},
+ {0x112143, 0x5a1},
+ {0x113043, 0x5a1},
+ {0x113143, 0x5a1},
+ {0x2200b2, 0xdc},
+ {0x210043, 0x5a1},
+ {0x210143, 0x5a1},
+ {0x211043, 0x5a1},
+ {0x211143, 0x5a1},
+ {0x212043, 0x5a1},
+ {0x212143, 0x5a1},
+ {0x213043, 0x5a1},
+ {0x213143, 0x5a1},
+ {0x200fa, 0x1},
+ {0x1200fa, 0x1},
+ {0x2200fa, 0x1},
+ {0x20019, 0x1},
+ {0x120019, 0x1},
+ {0x220019, 0x1},
+ {0x200f0, 0x660},
+ {0x200f1, 0x0},
+ {0x200f2, 0x4444},
+ {0x200f3, 0x8888},
+ {0x200f4, 0x5665},
+ {0x200f5, 0x0},
+ {0x200f6, 0x0},
+ {0x200f7, 0xf000},
+ {0x20025, 0x0},
+ {0x2002d, 0x0},
+ {0x12002d, 0x0},
+ {0x22002d, 0x0},
+ {0x200c7, 0x21},
+ {0x1200c7, 0x21},
+ {0x2200c7, 0x21},
+ {0x200ca, 0x24},
+ {0x1200ca, 0x24},
+ {0x2200ca, 0x24},
+};
+
+/* ddr phy trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+ { 0x200b2, 0x0},
+ { 0x1200b2, 0x0},
+ { 0x2200b2, 0x0},
+ { 0x200cb, 0x0},
+ { 0x10043, 0x0},
+ { 0x110043, 0x0},
+ { 0x210043, 0x0},
+ { 0x10143, 0x0},
+ { 0x110143, 0x0},
+ { 0x210143, 0x0},
+ { 0x11043, 0x0},
+ { 0x111043, 0x0},
+ { 0x211043, 0x0},
+ { 0x11143, 0x0},
+ { 0x111143, 0x0},
+ { 0x211143, 0x0},
+ { 0x12043, 0x0},
+ { 0x112043, 0x0},
+ { 0x212043, 0x0},
+ { 0x12143, 0x0},
+ { 0x112143, 0x0},
+ { 0x212143, 0x0},
+ { 0x13043, 0x0},
+ { 0x113043, 0x0},
+ { 0x213043, 0x0},
+ { 0x13143, 0x0},
+ { 0x113143, 0x0},
+ { 0x213143, 0x0},
+ { 0x80, 0x0},
+ { 0x100080, 0x0},
+ { 0x200080, 0x0},
+ { 0x1080, 0x0},
+ { 0x101080, 0x0},
+ { 0x201080, 0x0},
+ { 0x2080, 0x0},
+ { 0x102080, 0x0},
+ { 0x202080, 0x0},
+ { 0x3080, 0x0},
+ { 0x103080, 0x0},
+ { 0x203080, 0x0},
+ { 0x4080, 0x0},
+ { 0x104080, 0x0},
+ { 0x204080, 0x0},
+ { 0x5080, 0x0},
+ { 0x105080, 0x0},
+ { 0x205080, 0x0},
+ { 0x6080, 0x0},
+ { 0x106080, 0x0},
+ { 0x206080, 0x0},
+ { 0x7080, 0x0},
+ { 0x107080, 0x0},
+ { 0x207080, 0x0},
+ { 0x8080, 0x0},
+ { 0x108080, 0x0},
+ { 0x208080, 0x0},
+ { 0x9080, 0x0},
+ { 0x109080, 0x0},
+ { 0x209080, 0x0},
+ { 0x10080, 0x0},
+ { 0x110080, 0x0},
+ { 0x210080, 0x0},
+ { 0x10180, 0x0},
+ { 0x110180, 0x0},
+ { 0x210180, 0x0},
+ { 0x11080, 0x0},
+ { 0x111080, 0x0},
+ { 0x211080, 0x0},
+ { 0x11180, 0x0},
+ { 0x111180, 0x0},
+ { 0x211180, 0x0},
+ { 0x12080, 0x0},
+ { 0x112080, 0x0},
+ { 0x212080, 0x0},
+ { 0x12180, 0x0},
+ { 0x112180, 0x0},
+ { 0x212180, 0x0},
+ { 0x13080, 0x0},
+ { 0x113080, 0x0},
+ { 0x213080, 0x0},
+ { 0x13180, 0x0},
+ { 0x113180, 0x0},
+ { 0x213180, 0x0},
+ { 0x10081, 0x0},
+ { 0x110081, 0x0},
+ { 0x210081, 0x0},
+ { 0x10181, 0x0},
+ { 0x110181, 0x0},
+ { 0x210181, 0x0},
+ { 0x11081, 0x0},
+ { 0x111081, 0x0},
+ { 0x211081, 0x0},
+ { 0x11181, 0x0},
+ { 0x111181, 0x0},
+ { 0x211181, 0x0},
+ { 0x12081, 0x0},
+ { 0x112081, 0x0},
+ { 0x212081, 0x0},
+ { 0x12181, 0x0},
+ { 0x112181, 0x0},
+ { 0x212181, 0x0},
+ { 0x13081, 0x0},
+ { 0x113081, 0x0},
+ { 0x213081, 0x0},
+ { 0x13181, 0x0},
+ { 0x113181, 0x0},
+ { 0x213181, 0x0},
+ { 0x100d0, 0x0},
+ { 0x1100d0, 0x0},
+ { 0x2100d0, 0x0},
+ { 0x101d0, 0x0},
+ { 0x1101d0, 0x0},
+ { 0x2101d0, 0x0},
+ { 0x110d0, 0x0},
+ { 0x1110d0, 0x0},
+ { 0x2110d0, 0x0},
+ { 0x111d0, 0x0},
+ { 0x1111d0, 0x0},
+ { 0x2111d0, 0x0},
+ { 0x120d0, 0x0},
+ { 0x1120d0, 0x0},
+ { 0x2120d0, 0x0},
+ { 0x121d0, 0x0},
+ { 0x1121d0, 0x0},
+ { 0x2121d0, 0x0},
+ { 0x130d0, 0x0},
+ { 0x1130d0, 0x0},
+ { 0x2130d0, 0x0},
+ { 0x131d0, 0x0},
+ { 0x1131d0, 0x0},
+ { 0x2131d0, 0x0},
+ { 0x100d1, 0x0},
+ { 0x1100d1, 0x0},
+ { 0x2100d1, 0x0},
+ { 0x101d1, 0x0},
+ { 0x1101d1, 0x0},
+ { 0x2101d1, 0x0},
+ { 0x110d1, 0x0},
+ { 0x1110d1, 0x0},
+ { 0x2110d1, 0x0},
+ { 0x111d1, 0x0},
+ { 0x1111d1, 0x0},
+ { 0x2111d1, 0x0},
+ { 0x120d1, 0x0},
+ { 0x1120d1, 0x0},
+ { 0x2120d1, 0x0},
+ { 0x121d1, 0x0},
+ { 0x1121d1, 0x0},
+ { 0x2121d1, 0x0},
+ { 0x130d1, 0x0},
+ { 0x1130d1, 0x0},
+ { 0x2130d1, 0x0},
+ { 0x131d1, 0x0},
+ { 0x1131d1, 0x0},
+ { 0x2131d1, 0x0},
+ { 0x10068, 0x0},
+ { 0x10168, 0x0},
+ { 0x10268, 0x0},
+ { 0x10368, 0x0},
+ { 0x10468, 0x0},
+ { 0x10568, 0x0},
+ { 0x10668, 0x0},
+ { 0x10768, 0x0},
+ { 0x10868, 0x0},
+ { 0x11068, 0x0},
+ { 0x11168, 0x0},
+ { 0x11268, 0x0},
+ { 0x11368, 0x0},
+ { 0x11468, 0x0},
+ { 0x11568, 0x0},
+ { 0x11668, 0x0},
+ { 0x11768, 0x0},
+ { 0x11868, 0x0},
+ { 0x12068, 0x0},
+ { 0x12168, 0x0},
+ { 0x12268, 0x0},
+ { 0x12368, 0x0},
+ { 0x12468, 0x0},
+ { 0x12568, 0x0},
+ { 0x12668, 0x0},
+ { 0x12768, 0x0},
+ { 0x12868, 0x0},
+ { 0x13068, 0x0},
+ { 0x13168, 0x0},
+ { 0x13268, 0x0},
+ { 0x13368, 0x0},
+ { 0x13468, 0x0},
+ { 0x13568, 0x0},
+ { 0x13668, 0x0},
+ { 0x13768, 0x0},
+ { 0x13868, 0x0},
+ { 0x10069, 0x0},
+ { 0x10169, 0x0},
+ { 0x10269, 0x0},
+ { 0x10369, 0x0},
+ { 0x10469, 0x0},
+ { 0x10569, 0x0},
+ { 0x10669, 0x0},
+ { 0x10769, 0x0},
+ { 0x10869, 0x0},
+ { 0x11069, 0x0},
+ { 0x11169, 0x0},
+ { 0x11269, 0x0},
+ { 0x11369, 0x0},
+ { 0x11469, 0x0},
+ { 0x11569, 0x0},
+ { 0x11669, 0x0},
+ { 0x11769, 0x0},
+ { 0x11869, 0x0},
+ { 0x12069, 0x0},
+ { 0x12169, 0x0},
+ { 0x12269, 0x0},
+ { 0x12369, 0x0},
+ { 0x12469, 0x0},
+ { 0x12569, 0x0},
+ { 0x12669, 0x0},
+ { 0x12769, 0x0},
+ { 0x12869, 0x0},
+ { 0x13069, 0x0},
+ { 0x13169, 0x0},
+ { 0x13269, 0x0},
+ { 0x13369, 0x0},
+ { 0x13469, 0x0},
+ { 0x13569, 0x0},
+ { 0x13669, 0x0},
+ { 0x13769, 0x0},
+ { 0x13869, 0x0},
+ { 0x1008c, 0x0},
+ { 0x11008c, 0x0},
+ { 0x21008c, 0x0},
+ { 0x1018c, 0x0},
+ { 0x11018c, 0x0},
+ { 0x21018c, 0x0},
+ { 0x1108c, 0x0},
+ { 0x11108c, 0x0},
+ { 0x21108c, 0x0},
+ { 0x1118c, 0x0},
+ { 0x11118c, 0x0},
+ { 0x21118c, 0x0},
+ { 0x1208c, 0x0},
+ { 0x11208c, 0x0},
+ { 0x21208c, 0x0},
+ { 0x1218c, 0x0},
+ { 0x11218c, 0x0},
+ { 0x21218c, 0x0},
+ { 0x1308c, 0x0},
+ { 0x11308c, 0x0},
+ { 0x21308c, 0x0},
+ { 0x1318c, 0x0},
+ { 0x11318c, 0x0},
+ { 0x21318c, 0x0},
+ { 0x1008d, 0x0},
+ { 0x11008d, 0x0},
+ { 0x21008d, 0x0},
+ { 0x1018d, 0x0},
+ { 0x11018d, 0x0},
+ { 0x21018d, 0x0},
+ { 0x1108d, 0x0},
+ { 0x11108d, 0x0},
+ { 0x21108d, 0x0},
+ { 0x1118d, 0x0},
+ { 0x11118d, 0x0},
+ { 0x21118d, 0x0},
+ { 0x1208d, 0x0},
+ { 0x11208d, 0x0},
+ { 0x21208d, 0x0},
+ { 0x1218d, 0x0},
+ { 0x11218d, 0x0},
+ { 0x21218d, 0x0},
+ { 0x1308d, 0x0},
+ { 0x11308d, 0x0},
+ { 0x21308d, 0x0},
+ { 0x1318d, 0x0},
+ { 0x11318d, 0x0},
+ { 0x21318d, 0x0},
+ { 0x100c0, 0x0},
+ { 0x1100c0, 0x0},
+ { 0x2100c0, 0x0},
+ { 0x101c0, 0x0},
+ { 0x1101c0, 0x0},
+ { 0x2101c0, 0x0},
+ { 0x102c0, 0x0},
+ { 0x1102c0, 0x0},
+ { 0x2102c0, 0x0},
+ { 0x103c0, 0x0},
+ { 0x1103c0, 0x0},
+ { 0x2103c0, 0x0},
+ { 0x104c0, 0x0},
+ { 0x1104c0, 0x0},
+ { 0x2104c0, 0x0},
+ { 0x105c0, 0x0},
+ { 0x1105c0, 0x0},
+ { 0x2105c0, 0x0},
+ { 0x106c0, 0x0},
+ { 0x1106c0, 0x0},
+ { 0x2106c0, 0x0},
+ { 0x107c0, 0x0},
+ { 0x1107c0, 0x0},
+ { 0x2107c0, 0x0},
+ { 0x108c0, 0x0},
+ { 0x1108c0, 0x0},
+ { 0x2108c0, 0x0},
+ { 0x110c0, 0x0},
+ { 0x1110c0, 0x0},
+ { 0x2110c0, 0x0},
+ { 0x111c0, 0x0},
+ { 0x1111c0, 0x0},
+ { 0x2111c0, 0x0},
+ { 0x112c0, 0x0},
+ { 0x1112c0, 0x0},
+ { 0x2112c0, 0x0},
+ { 0x113c0, 0x0},
+ { 0x1113c0, 0x0},
+ { 0x2113c0, 0x0},
+ { 0x114c0, 0x0},
+ { 0x1114c0, 0x0},
+ { 0x2114c0, 0x0},
+ { 0x115c0, 0x0},
+ { 0x1115c0, 0x0},
+ { 0x2115c0, 0x0},
+ { 0x116c0, 0x0},
+ { 0x1116c0, 0x0},
+ { 0x2116c0, 0x0},
+ { 0x117c0, 0x0},
+ { 0x1117c0, 0x0},
+ { 0x2117c0, 0x0},
+ { 0x118c0, 0x0},
+ { 0x1118c0, 0x0},
+ { 0x2118c0, 0x0},
+ { 0x120c0, 0x0},
+ { 0x1120c0, 0x0},
+ { 0x2120c0, 0x0},
+ { 0x121c0, 0x0},
+ { 0x1121c0, 0x0},
+ { 0x2121c0, 0x0},
+ { 0x122c0, 0x0},
+ { 0x1122c0, 0x0},
+ { 0x2122c0, 0x0},
+ { 0x123c0, 0x0},
+ { 0x1123c0, 0x0},
+ { 0x2123c0, 0x0},
+ { 0x124c0, 0x0},
+ { 0x1124c0, 0x0},
+ { 0x2124c0, 0x0},
+ { 0x125c0, 0x0},
+ { 0x1125c0, 0x0},
+ { 0x2125c0, 0x0},
+ { 0x126c0, 0x0},
+ { 0x1126c0, 0x0},
+ { 0x2126c0, 0x0},
+ { 0x127c0, 0x0},
+ { 0x1127c0, 0x0},
+ { 0x2127c0, 0x0},
+ { 0x128c0, 0x0},
+ { 0x1128c0, 0x0},
+ { 0x2128c0, 0x0},
+ { 0x130c0, 0x0},
+ { 0x1130c0, 0x0},
+ { 0x2130c0, 0x0},
+ { 0x131c0, 0x0},
+ { 0x1131c0, 0x0},
+ { 0x2131c0, 0x0},
+ { 0x132c0, 0x0},
+ { 0x1132c0, 0x0},
+ { 0x2132c0, 0x0},
+ { 0x133c0, 0x0},
+ { 0x1133c0, 0x0},
+ { 0x2133c0, 0x0},
+ { 0x134c0, 0x0},
+ { 0x1134c0, 0x0},
+ { 0x2134c0, 0x0},
+ { 0x135c0, 0x0},
+ { 0x1135c0, 0x0},
+ { 0x2135c0, 0x0},
+ { 0x136c0, 0x0},
+ { 0x1136c0, 0x0},
+ { 0x2136c0, 0x0},
+ { 0x137c0, 0x0},
+ { 0x1137c0, 0x0},
+ { 0x2137c0, 0x0},
+ { 0x138c0, 0x0},
+ { 0x1138c0, 0x0},
+ { 0x2138c0, 0x0},
+ { 0x100c1, 0x0},
+ { 0x1100c1, 0x0},
+ { 0x2100c1, 0x0},
+ { 0x101c1, 0x0},
+ { 0x1101c1, 0x0},
+ { 0x2101c1, 0x0},
+ { 0x102c1, 0x0},
+ { 0x1102c1, 0x0},
+ { 0x2102c1, 0x0},
+ { 0x103c1, 0x0},
+ { 0x1103c1, 0x0},
+ { 0x2103c1, 0x0},
+ { 0x104c1, 0x0},
+ { 0x1104c1, 0x0},
+ { 0x2104c1, 0x0},
+ { 0x105c1, 0x0},
+ { 0x1105c1, 0x0},
+ { 0x2105c1, 0x0},
+ { 0x106c1, 0x0},
+ { 0x1106c1, 0x0},
+ { 0x2106c1, 0x0},
+ { 0x107c1, 0x0},
+ { 0x1107c1, 0x0},
+ { 0x2107c1, 0x0},
+ { 0x108c1, 0x0},
+ { 0x1108c1, 0x0},
+ { 0x2108c1, 0x0},
+ { 0x110c1, 0x0},
+ { 0x1110c1, 0x0},
+ { 0x2110c1, 0x0},
+ { 0x111c1, 0x0},
+ { 0x1111c1, 0x0},
+ { 0x2111c1, 0x0},
+ { 0x112c1, 0x0},
+ { 0x1112c1, 0x0},
+ { 0x2112c1, 0x0},
+ { 0x113c1, 0x0},
+ { 0x1113c1, 0x0},
+ { 0x2113c1, 0x0},
+ { 0x114c1, 0x0},
+ { 0x1114c1, 0x0},
+ { 0x2114c1, 0x0},
+ { 0x115c1, 0x0},
+ { 0x1115c1, 0x0},
+ { 0x2115c1, 0x0},
+ { 0x116c1, 0x0},
+ { 0x1116c1, 0x0},
+ { 0x2116c1, 0x0},
+ { 0x117c1, 0x0},
+ { 0x1117c1, 0x0},
+ { 0x2117c1, 0x0},
+ { 0x118c1, 0x0},
+ { 0x1118c1, 0x0},
+ { 0x2118c1, 0x0},
+ { 0x120c1, 0x0},
+ { 0x1120c1, 0x0},
+ { 0x2120c1, 0x0},
+ { 0x121c1, 0x0},
+ { 0x1121c1, 0x0},
+ { 0x2121c1, 0x0},
+ { 0x122c1, 0x0},
+ { 0x1122c1, 0x0},
+ { 0x2122c1, 0x0},
+ { 0x123c1, 0x0},
+ { 0x1123c1, 0x0},
+ { 0x2123c1, 0x0},
+ { 0x124c1, 0x0},
+ { 0x1124c1, 0x0},
+ { 0x2124c1, 0x0},
+ { 0x125c1, 0x0},
+ { 0x1125c1, 0x0},
+ { 0x2125c1, 0x0},
+ { 0x126c1, 0x0},
+ { 0x1126c1, 0x0},
+ { 0x2126c1, 0x0},
+ { 0x127c1, 0x0},
+ { 0x1127c1, 0x0},
+ { 0x2127c1, 0x0},
+ { 0x128c1, 0x0},
+ { 0x1128c1, 0x0},
+ { 0x2128c1, 0x0},
+ { 0x130c1, 0x0},
+ { 0x1130c1, 0x0},
+ { 0x2130c1, 0x0},
+ { 0x131c1, 0x0},
+ { 0x1131c1, 0x0},
+ { 0x2131c1, 0x0},
+ { 0x132c1, 0x0},
+ { 0x1132c1, 0x0},
+ { 0x2132c1, 0x0},
+ { 0x133c1, 0x0},
+ { 0x1133c1, 0x0},
+ { 0x2133c1, 0x0},
+ { 0x134c1, 0x0},
+ { 0x1134c1, 0x0},
+ { 0x2134c1, 0x0},
+ { 0x135c1, 0x0},
+ { 0x1135c1, 0x0},
+ { 0x2135c1, 0x0},
+ { 0x136c1, 0x0},
+ { 0x1136c1, 0x0},
+ { 0x2136c1, 0x0},
+ { 0x137c1, 0x0},
+ { 0x1137c1, 0x0},
+ { 0x2137c1, 0x0},
+ { 0x138c1, 0x0},
+ { 0x1138c1, 0x0},
+ { 0x2138c1, 0x0},
+ { 0x10020, 0x0},
+ { 0x110020, 0x0},
+ { 0x210020, 0x0},
+ { 0x11020, 0x0},
+ { 0x111020, 0x0},
+ { 0x211020, 0x0},
+ { 0x12020, 0x0},
+ { 0x112020, 0x0},
+ { 0x212020, 0x0},
+ { 0x13020, 0x0},
+ { 0x113020, 0x0},
+ { 0x213020, 0x0},
+ { 0x20072, 0x0},
+ { 0x20073, 0x0},
+ { 0x20074, 0x0},
+ { 0x100aa, 0x0},
+ { 0x110aa, 0x0},
+ { 0x120aa, 0x0},
+ { 0x130aa, 0x0},
+ { 0x20010, 0x0},
+ { 0x120010, 0x0},
+ { 0x220010, 0x0},
+ { 0x20011, 0x0},
+ { 0x120011, 0x0},
+ { 0x220011, 0x0},
+ { 0x100ae, 0x0},
+ { 0x1100ae, 0x0},
+ { 0x2100ae, 0x0},
+ { 0x100af, 0x0},
+ { 0x1100af, 0x0},
+ { 0x2100af, 0x0},
+ { 0x110ae, 0x0},
+ { 0x1110ae, 0x0},
+ { 0x2110ae, 0x0},
+ { 0x110af, 0x0},
+ { 0x1110af, 0x0},
+ { 0x2110af, 0x0},
+ { 0x120ae, 0x0},
+ { 0x1120ae, 0x0},
+ { 0x2120ae, 0x0},
+ { 0x120af, 0x0},
+ { 0x1120af, 0x0},
+ { 0x2120af, 0x0},
+ { 0x130ae, 0x0},
+ { 0x1130ae, 0x0},
+ { 0x2130ae, 0x0},
+ { 0x130af, 0x0},
+ { 0x1130af, 0x0},
+ { 0x2130af, 0x0},
+ { 0x20020, 0x0},
+ { 0x120020, 0x0},
+ { 0x220020, 0x0},
+ { 0x100a0, 0x0},
+ { 0x100a1, 0x0},
+ { 0x100a2, 0x0},
+ { 0x100a3, 0x0},
+ { 0x100a4, 0x0},
+ { 0x100a5, 0x0},
+ { 0x100a6, 0x0},
+ { 0x100a7, 0x0},
+ { 0x110a0, 0x0},
+ { 0x110a1, 0x0},
+ { 0x110a2, 0x0},
+ { 0x110a3, 0x0},
+ { 0x110a4, 0x0},
+ { 0x110a5, 0x0},
+ { 0x110a6, 0x0},
+ { 0x110a7, 0x0},
+ { 0x120a0, 0x0},
+ { 0x120a1, 0x0},
+ { 0x120a2, 0x0},
+ { 0x120a3, 0x0},
+ { 0x120a4, 0x0},
+ { 0x120a5, 0x0},
+ { 0x120a6, 0x0},
+ { 0x120a7, 0x0},
+ { 0x130a0, 0x0},
+ { 0x130a1, 0x0},
+ { 0x130a2, 0x0},
+ { 0x130a3, 0x0},
+ { 0x130a4, 0x0},
+ { 0x130a5, 0x0},
+ { 0x130a6, 0x0},
+ { 0x130a7, 0x0},
+ { 0x2007c, 0x0},
+ { 0x12007c, 0x0},
+ { 0x22007c, 0x0},
+ { 0x2007d, 0x0},
+ { 0x12007d, 0x0},
+ { 0x22007d, 0x0},
+ { 0x400fd, 0x0},
+ { 0x400c0, 0x0},
+ { 0x90201, 0x0},
+ { 0x190201, 0x0},
+ { 0x290201, 0x0},
+ { 0x90202, 0x0},
+ { 0x190202, 0x0},
+ { 0x290202, 0x0},
+ { 0x90203, 0x0},
+ { 0x190203, 0x0},
+ { 0x290203, 0x0},
+ { 0x90204, 0x0},
+ { 0x190204, 0x0},
+ { 0x290204, 0x0},
+ { 0x90205, 0x0},
+ { 0x190205, 0x0},
+ { 0x290205, 0x0},
+ { 0x90206, 0x0},
+ { 0x190206, 0x0},
+ { 0x290206, 0x0},
+ { 0x90207, 0x0},
+ { 0x190207, 0x0},
+ { 0x290207, 0x0},
+ { 0x90208, 0x0},
+ { 0x190208, 0x0},
+ { 0x290208, 0x0},
+ { 0x10062, 0x0},
+ { 0x10162, 0x0},
+ { 0x10262, 0x0},
+ { 0x10362, 0x0},
+ { 0x10462, 0x0},
+ { 0x10562, 0x0},
+ { 0x10662, 0x0},
+ { 0x10762, 0x0},
+ { 0x10862, 0x0},
+ { 0x11062, 0x0},
+ { 0x11162, 0x0},
+ { 0x11262, 0x0},
+ { 0x11362, 0x0},
+ { 0x11462, 0x0},
+ { 0x11562, 0x0},
+ { 0x11662, 0x0},
+ { 0x11762, 0x0},
+ { 0x11862, 0x0},
+ { 0x12062, 0x0},
+ { 0x12162, 0x0},
+ { 0x12262, 0x0},
+ { 0x12362, 0x0},
+ { 0x12462, 0x0},
+ { 0x12562, 0x0},
+ { 0x12662, 0x0},
+ { 0x12762, 0x0},
+ { 0x12862, 0x0},
+ { 0x13062, 0x0},
+ { 0x13162, 0x0},
+ { 0x13262, 0x0},
+ { 0x13362, 0x0},
+ { 0x13462, 0x0},
+ { 0x13562, 0x0},
+ { 0x13662, 0x0},
+ { 0x13762, 0x0},
+ { 0x13862, 0x0},
+ { 0x20077, 0x0},
+ { 0x10001, 0x0},
+ { 0x11001, 0x0},
+ { 0x12001, 0x0},
+ { 0x13001, 0x0},
+ { 0x10040, 0x0},
+ { 0x10140, 0x0},
+ { 0x10240, 0x0},
+ { 0x10340, 0x0},
+ { 0x10440, 0x0},
+ { 0x10540, 0x0},
+ { 0x10640, 0x0},
+ { 0x10740, 0x0},
+ { 0x10840, 0x0},
+ { 0x10030, 0x0},
+ { 0x10130, 0x0},
+ { 0x10230, 0x0},
+ { 0x10330, 0x0},
+ { 0x10430, 0x0},
+ { 0x10530, 0x0},
+ { 0x10630, 0x0},
+ { 0x10730, 0x0},
+ { 0x10830, 0x0},
+ { 0x11040, 0x0},
+ { 0x11140, 0x0},
+ { 0x11240, 0x0},
+ { 0x11340, 0x0},
+ { 0x11440, 0x0},
+ { 0x11540, 0x0},
+ { 0x11640, 0x0},
+ { 0x11740, 0x0},
+ { 0x11840, 0x0},
+ { 0x11030, 0x0},
+ { 0x11130, 0x0},
+ { 0x11230, 0x0},
+ { 0x11330, 0x0},
+ { 0x11430, 0x0},
+ { 0x11530, 0x0},
+ { 0x11630, 0x0},
+ { 0x11730, 0x0},
+ { 0x11830, 0x0},
+ { 0x12040, 0x0},
+ { 0x12140, 0x0},
+ { 0x12240, 0x0},
+ { 0x12340, 0x0},
+ { 0x12440, 0x0},
+ { 0x12540, 0x0},
+ { 0x12640, 0x0},
+ { 0x12740, 0x0},
+ { 0x12840, 0x0},
+ { 0x12030, 0x0},
+ { 0x12130, 0x0},
+ { 0x12230, 0x0},
+ { 0x12330, 0x0},
+ { 0x12430, 0x0},
+ { 0x12530, 0x0},
+ { 0x12630, 0x0},
+ { 0x12730, 0x0},
+ { 0x12830, 0x0},
+ { 0x13040, 0x0},
+ { 0x13140, 0x0},
+ { 0x13240, 0x0},
+ { 0x13340, 0x0},
+ { 0x13440, 0x0},
+ { 0x13540, 0x0},
+ { 0x13640, 0x0},
+ { 0x13740, 0x0},
+ { 0x13840, 0x0},
+ { 0x13030, 0x0},
+ { 0x13130, 0x0},
+ { 0x13230, 0x0},
+ { 0x13330, 0x0},
+ { 0x13430, 0x0},
+ { 0x13530, 0x0},
+ { 0x13630, 0x0},
+ { 0x13730, 0x0},
+ { 0x13830, 0x0},
+};
+
+/* P0 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x131f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x310},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P1 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x101},
+ {0x54003, 0x190},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x310},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P2 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x102},
+ {0x54003, 0x64},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x310},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P0 2D message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x61},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400f, 0x100},
+ {0x54010, 0x1f7f},
+ {0x54012, 0x310},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ { 0xd0000, 0x1 },
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+ {0xd0000, 0x0},
+ {0x90000, 0x10},
+ {0x90001, 0x400},
+ {0x90002, 0x10e},
+ {0x90003, 0x0},
+ {0x90004, 0x0},
+ {0x90005, 0x8},
+ {0x90029, 0xb},
+ {0x9002a, 0x480},
+ {0x9002b, 0x109},
+ {0x9002c, 0x8},
+ {0x9002d, 0x448},
+ {0x9002e, 0x139},
+ {0x9002f, 0x8},
+ {0x90030, 0x478},
+ {0x90031, 0x109},
+ {0x90032, 0x0},
+ {0x90033, 0xe8},
+ {0x90034, 0x109},
+ {0x90035, 0x2},
+ {0x90036, 0x10},
+ {0x90037, 0x139},
+ {0x90038, 0xf},
+ {0x90039, 0x7c0},
+ {0x9003a, 0x139},
+ {0x9003b, 0x44},
+ {0x9003c, 0x630},
+ {0x9003d, 0x159},
+ {0x9003e, 0x14f},
+ {0x9003f, 0x630},
+ {0x90040, 0x159},
+ {0x90041, 0x47},
+ {0x90042, 0x630},
+ {0x90043, 0x149},
+ {0x90044, 0x4f},
+ {0x90045, 0x630},
+ {0x90046, 0x179},
+ {0x90047, 0x8},
+ {0x90048, 0xe0},
+ {0x90049, 0x109},
+ {0x9004a, 0x0},
+ {0x9004b, 0x7c8},
+ {0x9004c, 0x109},
+ {0x9004d, 0x0},
+ {0x9004e, 0x1},
+ {0x9004f, 0x8},
+ {0x90050, 0x0},
+ {0x90051, 0x45a},
+ {0x90052, 0x9},
+ {0x90053, 0x0},
+ {0x90054, 0x448},
+ {0x90055, 0x109},
+ {0x90056, 0x40},
+ {0x90057, 0x630},
+ {0x90058, 0x179},
+ {0x90059, 0x1},
+ {0x9005a, 0x618},
+ {0x9005b, 0x109},
+ {0x9005c, 0x40c0},
+ {0x9005d, 0x630},
+ {0x9005e, 0x149},
+ {0x9005f, 0x8},
+ {0x90060, 0x4},
+ {0x90061, 0x48},
+ {0x90062, 0x4040},
+ {0x90063, 0x630},
+ {0x90064, 0x149},
+ {0x90065, 0x0},
+ {0x90066, 0x4},
+ {0x90067, 0x48},
+ {0x90068, 0x40},
+ {0x90069, 0x630},
+ {0x9006a, 0x149},
+ {0x9006b, 0x10},
+ {0x9006c, 0x4},
+ {0x9006d, 0x18},
+ {0x9006e, 0x0},
+ {0x9006f, 0x4},
+ {0x90070, 0x78},
+ {0x90071, 0x549},
+ {0x90072, 0x630},
+ {0x90073, 0x159},
+ {0x90074, 0xd49},
+ {0x90075, 0x630},
+ {0x90076, 0x159},
+ {0x90077, 0x94a},
+ {0x90078, 0x630},
+ {0x90079, 0x159},
+ {0x9007a, 0x441},
+ {0x9007b, 0x630},
+ {0x9007c, 0x149},
+ {0x9007d, 0x42},
+ {0x9007e, 0x630},
+ {0x9007f, 0x149},
+ {0x90080, 0x1},
+ {0x90081, 0x630},
+ {0x90082, 0x149},
+ {0x90083, 0x0},
+ {0x90084, 0xe0},
+ {0x90085, 0x109},
+ {0x90086, 0xa},
+ {0x90087, 0x10},
+ {0x90088, 0x109},
+ {0x90089, 0x9},
+ {0x9008a, 0x3c0},
+ {0x9008b, 0x149},
+ {0x9008c, 0x9},
+ {0x9008d, 0x3c0},
+ {0x9008e, 0x159},
+ {0x9008f, 0x18},
+ {0x90090, 0x10},
+ {0x90091, 0x109},
+ {0x90092, 0x0},
+ {0x90093, 0x3c0},
+ {0x90094, 0x109},
+ {0x90095, 0x18},
+ {0x90096, 0x4},
+ {0x90097, 0x48},
+ {0x90098, 0x18},
+ {0x90099, 0x4},
+ {0x9009a, 0x58},
+ {0x9009b, 0xa},
+ {0x9009c, 0x10},
+ {0x9009d, 0x109},
+ {0x9009e, 0x2},
+ {0x9009f, 0x10},
+ {0x900a0, 0x109},
+ {0x900a1, 0x5},
+ {0x900a2, 0x7c0},
+ {0x900a3, 0x109},
+ {0x900a4, 0x10},
+ {0x900a5, 0x10},
+ {0x900a6, 0x109},
+ {0x40000, 0x811},
+ {0x40020, 0x880},
+ {0x40040, 0x0},
+ {0x40060, 0x0},
+ {0x40001, 0x4008},
+ {0x40021, 0x83},
+ {0x40041, 0x4f},
+ {0x40061, 0x0},
+ {0x40002, 0x4040},
+ {0x40022, 0x83},
+ {0x40042, 0x51},
+ {0x40062, 0x0},
+ {0x40003, 0x811},
+ {0x40023, 0x880},
+ {0x40043, 0x0},
+ {0x40063, 0x0},
+ {0x40004, 0x720},
+ {0x40024, 0xf},
+ {0x40044, 0x1740},
+ {0x40064, 0x0},
+ {0x40005, 0x16},
+ {0x40025, 0x83},
+ {0x40045, 0x4b},
+ {0x40065, 0x0},
+ {0x40006, 0x716},
+ {0x40026, 0xf},
+ {0x40046, 0x2001},
+ {0x40066, 0x0},
+ {0x40007, 0x716},
+ {0x40027, 0xf},
+ {0x40047, 0x2800},
+ {0x40067, 0x0},
+ {0x40008, 0x716},
+ {0x40028, 0xf},
+ {0x40048, 0xf00},
+ {0x40068, 0x0},
+ {0x40009, 0x720},
+ {0x40029, 0xf},
+ {0x40049, 0x1400},
+ {0x40069, 0x0},
+ {0x4000a, 0xe08},
+ {0x4002a, 0xc15},
+ {0x4004a, 0x0},
+ {0x4006a, 0x0},
+ {0x4000b, 0x623},
+ {0x4002b, 0x15},
+ {0x4004b, 0x0},
+ {0x4006b, 0x0},
+ {0x4000c, 0x4028},
+ {0x4002c, 0x80},
+ {0x4004c, 0x0},
+ {0x4006c, 0x0},
+ {0x4000d, 0xe08},
+ {0x4002d, 0xc1a},
+ {0x4004d, 0x0},
+ {0x4006d, 0x0},
+ {0x4000e, 0x623},
+ {0x4002e, 0x1a},
+ {0x4004e, 0x0},
+ {0x4006e, 0x0},
+ {0x4000f, 0x4040},
+ {0x4002f, 0x80},
+ {0x4004f, 0x0},
+ {0x4006f, 0x0},
+ {0x40010, 0x2604},
+ {0x40030, 0x15},
+ {0x40050, 0x0},
+ {0x40070, 0x0},
+ {0x40011, 0x708},
+ {0x40031, 0x5},
+ {0x40051, 0x0},
+ {0x40071, 0x2002},
+ {0x40012, 0x8},
+ {0x40032, 0x80},
+ {0x40052, 0x0},
+ {0x40072, 0x0},
+ {0x40013, 0x2604},
+ {0x40033, 0x1a},
+ {0x40053, 0x0},
+ {0x40073, 0x0},
+ {0x40014, 0x708},
+ {0x40034, 0xa},
+ {0x40054, 0x0},
+ {0x40074, 0x2002},
+ {0x40015, 0x4040},
+ {0x40035, 0x80},
+ {0x40055, 0x0},
+ {0x40075, 0x0},
+ {0x40016, 0x60a},
+ {0x40036, 0x15},
+ {0x40056, 0x1200},
+ {0x40076, 0x0},
+ {0x40017, 0x61a},
+ {0x40037, 0x15},
+ {0x40057, 0x1300},
+ {0x40077, 0x0},
+ {0x40018, 0x60a},
+ {0x40038, 0x1a},
+ {0x40058, 0x1200},
+ {0x40078, 0x0},
+ {0x40019, 0x642},
+ {0x40039, 0x1a},
+ {0x40059, 0x1300},
+ {0x40079, 0x0},
+ {0x4001a, 0x4808},
+ {0x4003a, 0x880},
+ {0x4005a, 0x0},
+ {0x4007a, 0x0},
+ {0x900a7, 0x0},
+ {0x900a8, 0x790},
+ {0x900a9, 0x11a},
+ {0x900aa, 0x8},
+ {0x900ab, 0x7aa},
+ {0x900ac, 0x2a},
+ {0x900ad, 0x10},
+ {0x900ae, 0x7b2},
+ {0x900af, 0x2a},
+ {0x900b0, 0x0},
+ {0x900b1, 0x7c8},
+ {0x900b2, 0x109},
+ {0x900b3, 0x10},
+ {0x900b4, 0x2a8},
+ {0x900b5, 0x129},
+ {0x900b6, 0x8},
+ {0x900b7, 0x370},
+ {0x900b8, 0x129},
+ {0x900b9, 0xa},
+ {0x900ba, 0x3c8},
+ {0x900bb, 0x1a9},
+ {0x900bc, 0xc},
+ {0x900bd, 0x408},
+ {0x900be, 0x199},
+ {0x900bf, 0x14},
+ {0x900c0, 0x790},
+ {0x900c1, 0x11a},
+ {0x900c2, 0x8},
+ {0x900c3, 0x4},
+ {0x900c4, 0x18},
+ {0x900c5, 0xe},
+ {0x900c6, 0x408},
+ {0x900c7, 0x199},
+ {0x900c8, 0x8},
+ {0x900c9, 0x8568},
+ {0x900ca, 0x108},
+ {0x900cb, 0x18},
+ {0x900cc, 0x790},
+ {0x900cd, 0x16a},
+ {0x900ce, 0x8},
+ {0x900cf, 0x1d8},
+ {0x900d0, 0x169},
+ {0x900d1, 0x10},
+ {0x900d2, 0x8558},
+ {0x900d3, 0x168},
+ {0x900d4, 0x70},
+ {0x900d5, 0x788},
+ {0x900d6, 0x16a},
+ {0x900d7, 0x1ff8},
+ {0x900d8, 0x85a8},
+ {0x900d9, 0x1e8},
+ {0x900da, 0x50},
+ {0x900db, 0x798},
+ {0x900dc, 0x16a},
+ {0x900dd, 0x60},
+ {0x900de, 0x7a0},
+ {0x900df, 0x16a},
+ {0x900e0, 0x8},
+ {0x900e1, 0x8310},
+ {0x900e2, 0x168},
+ {0x900e3, 0x8},
+ {0x900e4, 0xa310},
+ {0x900e5, 0x168},
+ {0x900e6, 0xa},
+ {0x900e7, 0x408},
+ {0x900e8, 0x169},
+ {0x900e9, 0x6e},
+ {0x900ea, 0x0},
+ {0x900eb, 0x68},
+ {0x900ec, 0x0},
+ {0x900ed, 0x408},
+ {0x900ee, 0x169},
+ {0x900ef, 0x0},
+ {0x900f0, 0x8310},
+ {0x900f1, 0x168},
+ {0x900f2, 0x0},
+ {0x900f3, 0xa310},
+ {0x900f4, 0x168},
+ {0x900f5, 0x1ff8},
+ {0x900f6, 0x85a8},
+ {0x900f7, 0x1e8},
+ {0x900f8, 0x68},
+ {0x900f9, 0x798},
+ {0x900fa, 0x16a},
+ {0x900fb, 0x78},
+ {0x900fc, 0x7a0},
+ {0x900fd, 0x16a},
+ {0x900fe, 0x68},
+ {0x900ff, 0x790},
+ {0x90100, 0x16a},
+ {0x90101, 0x8},
+ {0x90102, 0x8b10},
+ {0x90103, 0x168},
+ {0x90104, 0x8},
+ {0x90105, 0xab10},
+ {0x90106, 0x168},
+ {0x90107, 0xa},
+ {0x90108, 0x408},
+ {0x90109, 0x169},
+ {0x9010a, 0x58},
+ {0x9010b, 0x0},
+ {0x9010c, 0x68},
+ {0x9010d, 0x0},
+ {0x9010e, 0x408},
+ {0x9010f, 0x169},
+ {0x90110, 0x0},
+ {0x90111, 0x8b10},
+ {0x90112, 0x168},
+ {0x90113, 0x0},
+ {0x90114, 0xab10},
+ {0x90115, 0x168},
+ {0x90116, 0x0},
+ {0x90117, 0x1d8},
+ {0x90118, 0x169},
+ {0x90119, 0x80},
+ {0x9011a, 0x790},
+ {0x9011b, 0x16a},
+ {0x9011c, 0x18},
+ {0x9011d, 0x7aa},
+ {0x9011e, 0x6a},
+ {0x9011f, 0xa},
+ {0x90120, 0x0},
+ {0x90121, 0x1e9},
+ {0x90122, 0x8},
+ {0x90123, 0x8080},
+ {0x90124, 0x108},
+ {0x90125, 0xf},
+ {0x90126, 0x408},
+ {0x90127, 0x169},
+ {0x90128, 0xc},
+ {0x90129, 0x0},
+ {0x9012a, 0x68},
+ {0x9012b, 0x9},
+ {0x9012c, 0x0},
+ {0x9012d, 0x1a9},
+ {0x9012e, 0x0},
+ {0x9012f, 0x408},
+ {0x90130, 0x169},
+ {0x90131, 0x0},
+ {0x90132, 0x8080},
+ {0x90133, 0x108},
+ {0x90134, 0x8},
+ {0x90135, 0x7aa},
+ {0x90136, 0x6a},
+ {0x90137, 0x0},
+ {0x90138, 0x8568},
+ {0x90139, 0x108},
+ {0x9013a, 0xb7},
+ {0x9013b, 0x790},
+ {0x9013c, 0x16a},
+ {0x9013d, 0x1f},
+ {0x9013e, 0x0},
+ {0x9013f, 0x68},
+ {0x90140, 0x8},
+ {0x90141, 0x8558},
+ {0x90142, 0x168},
+ {0x90143, 0xf},
+ {0x90144, 0x408},
+ {0x90145, 0x169},
+ {0x90146, 0xc},
+ {0x90147, 0x0},
+ {0x90148, 0x68},
+ {0x90149, 0x0},
+ {0x9014a, 0x408},
+ {0x9014b, 0x169},
+ {0x9014c, 0x0},
+ {0x9014d, 0x8558},
+ {0x9014e, 0x168},
+ {0x9014f, 0x8},
+ {0x90150, 0x3c8},
+ {0x90151, 0x1a9},
+ {0x90152, 0x3},
+ {0x90153, 0x370},
+ {0x90154, 0x129},
+ {0x90155, 0x20},
+ {0x90156, 0x2aa},
+ {0x90157, 0x9},
+ {0x90158, 0x0},
+ {0x90159, 0x400},
+ {0x9015a, 0x10e},
+ {0x9015b, 0x8},
+ {0x9015c, 0xe8},
+ {0x9015d, 0x109},
+ {0x9015e, 0x0},
+ {0x9015f, 0x8140},
+ {0x90160, 0x10c},
+ {0x90161, 0x10},
+ {0x90162, 0x8138},
+ {0x90163, 0x10c},
+ {0x90164, 0x8},
+ {0x90165, 0x7c8},
+ {0x90166, 0x101},
+ {0x90167, 0x8},
+ {0x90168, 0x0},
+ {0x90169, 0x8},
+ {0x9016a, 0x8},
+ {0x9016b, 0x448},
+ {0x9016c, 0x109},
+ {0x9016d, 0xf},
+ {0x9016e, 0x7c0},
+ {0x9016f, 0x109},
+ {0x90170, 0x0},
+ {0x90171, 0xe8},
+ {0x90172, 0x109},
+ {0x90173, 0x47},
+ {0x90174, 0x630},
+ {0x90175, 0x109},
+ {0x90176, 0x8},
+ {0x90177, 0x618},
+ {0x90178, 0x109},
+ {0x90179, 0x8},
+ {0x9017a, 0xe0},
+ {0x9017b, 0x109},
+ {0x9017c, 0x0},
+ {0x9017d, 0x7c8},
+ {0x9017e, 0x109},
+ {0x9017f, 0x8},
+ {0x90180, 0x8140},
+ {0x90181, 0x10c},
+ {0x90182, 0x0},
+ {0x90183, 0x1},
+ {0x90184, 0x8},
+ {0x90185, 0x8},
+ {0x90186, 0x4},
+ {0x90187, 0x8},
+ {0x90188, 0x8},
+ {0x90189, 0x7c8},
+ {0x9018a, 0x101},
+ {0x90006, 0x0},
+ {0x90007, 0x0},
+ {0x90008, 0x8},
+ {0x90009, 0x0},
+ {0x9000a, 0x0},
+ {0x9000b, 0x0},
+ {0xd00e7, 0x400},
+ {0x90017, 0x0},
+ {0x9001f, 0x2a},
+ {0x90026, 0x6a},
+ {0x400d0, 0x0},
+ {0x400d1, 0x101},
+ {0x400d2, 0x105},
+ {0x400d3, 0x107},
+ {0x400d4, 0x10f},
+ {0x400d5, 0x202},
+ {0x400d6, 0x20a},
+ {0x400d7, 0x20b},
+ {0x2003a, 0x2},
+ {0x2000b, 0x5d},
+ {0x2000c, 0xbb},
+ {0x2000d, 0x753},
+ {0x2000e, 0x2c},
+ {0x12000b, 0xc},
+ {0x12000c, 0x19},
+ {0x12000d, 0xfa},
+ {0x12000e, 0x10},
+ {0x22000b, 0x3},
+ {0x22000c, 0x6},
+ {0x22000d, 0x3e},
+ {0x22000e, 0x10},
+ {0x9000c, 0x0},
+ {0x9000d, 0x173},
+ {0x9000e, 0x60},
+ {0x9000f, 0x6110},
+ {0x90010, 0x2152},
+ {0x90011, 0xdfbd},
+ {0x90012, 0x60},
+ {0x90013, 0x6152},
+ {0x20010, 0x5a},
+ {0x20011, 0x3},
+ {0x120010, 0x5a},
+ {0x120011, 0x3},
+ {0x220010, 0x5a},
+ {0x220011, 0x3},
+ {0x40080, 0xe0},
+ {0x40081, 0x12},
+ {0x40082, 0xe0},
+ {0x40083, 0x12},
+ {0x40084, 0xe0},
+ {0x40085, 0x12},
+ {0x140080, 0xe0},
+ {0x140081, 0x12},
+ {0x140082, 0xe0},
+ {0x140083, 0x12},
+ {0x140084, 0xe0},
+ {0x140085, 0x12},
+ {0x240080, 0xe0},
+ {0x240081, 0x12},
+ {0x240082, 0xe0},
+ {0x240083, 0x12},
+ {0x240084, 0xe0},
+ {0x240085, 0x12},
+ {0x400fd, 0xf},
+ {0x10011, 0x1},
+ {0x10012, 0x1},
+ {0x10013, 0x180},
+ {0x10018, 0x1},
+ {0x10002, 0x6209},
+ {0x100b2, 0x1},
+ {0x101b4, 0x1},
+ {0x102b4, 0x1},
+ {0x103b4, 0x1},
+ {0x104b4, 0x1},
+ {0x105b4, 0x1},
+ {0x106b4, 0x1},
+ {0x107b4, 0x1},
+ {0x108b4, 0x1},
+ {0x11011, 0x1},
+ {0x11012, 0x1},
+ {0x11013, 0x180},
+ {0x11018, 0x1},
+ {0x11002, 0x6209},
+ {0x110b2, 0x1},
+ {0x111b4, 0x1},
+ {0x112b4, 0x1},
+ {0x113b4, 0x1},
+ {0x114b4, 0x1},
+ {0x115b4, 0x1},
+ {0x116b4, 0x1},
+ {0x117b4, 0x1},
+ {0x118b4, 0x1},
+ {0x12011, 0x1},
+ {0x12012, 0x1},
+ {0x12013, 0x180},
+ {0x12018, 0x1},
+ {0x12002, 0x6209},
+ {0x120b2, 0x1},
+ {0x121b4, 0x1},
+ {0x122b4, 0x1},
+ {0x123b4, 0x1},
+ {0x124b4, 0x1},
+ {0x125b4, 0x1},
+ {0x126b4, 0x1},
+ {0x127b4, 0x1},
+ {0x128b4, 0x1},
+ {0x13011, 0x1},
+ {0x13012, 0x1},
+ {0x13013, 0x180},
+ {0x13018, 0x1},
+ {0x13002, 0x6209},
+ {0x130b2, 0x1},
+ {0x131b4, 0x1},
+ {0x132b4, 0x1},
+ {0x133b4, 0x1},
+ {0x134b4, 0x1},
+ {0x135b4, 0x1},
+ {0x136b4, 0x1},
+ {0x137b4, 0x1},
+ {0x138b4, 0x1},
+ {0x2003a, 0x2},
+ {0xc0080, 0x2},
+ {0xd0000, 0x1}
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+ {
+ /* P0 3000mts 1D */
+ .drate = 3000,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp0_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+ },
+ {
+ /* P1 400mts 1D */
+ .drate = 400,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp1_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+ },
+ {
+ /* P2 100mts 1D */
+ .drate = 100,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp2_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+ },
+ {
+ /* P0 3000mts 2D */
+ .drate = 3000,
+ .fw_type = FW_2D_IMAGE,
+ .fsp_cfg = ddr_fsp0_2d_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+ },
+};
+
+/* ddr timing config params */
+struct dram_timing_info ucm_dram_timing_ff000110 = {
+ .ddrc_cfg = ddr_ddrc_cfg,
+ .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+ .ddrphy_cfg = ddr_ddrphy_cfg,
+ .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+ .fsp_msg = ddr_dram_fsp_msg,
+ .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+ .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+ .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+ .ddrphy_pie = ddr_phy_pie,
+ .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+ .fsp_table = { 3000, 400, 100, },
+};
diff --git a/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff020008.c b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff020008.c
new file mode 100644
index 0000000000..e65445e015
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/ddr/lpddr4_timing_ff020008.c
@@ -0,0 +1,1847 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ *
+ * Generated code from MX8M_DDR_tool
+ * Align with uboot-imx_v2018.03_4.14.78_1.0.0_ga
+ */
+
+#include <linux/kernel.h>
+#include <common.h>
+#include <asm/arch/ddr.h>
+#include <asm/arch/lpddr4_define.h>
+
+static struct dram_cfg_param ddr_ddrc_cfg[] = {
+ /** Initialize DDRC registers **/
+ {0x3d400304, 0x1},
+ {0x3d400030, 0x1},
+ {0x3d400000, 0xa3080020},
+ {0x3d400020, 0x223},
+ {0x3d400024, 0x3a980},
+ {0x3d400064, 0x5b00d2},
+ {0x3d4000d0, 0xc00305ba},
+ {0x3d4000d4, 0x940000},
+ {0x3d4000dc, 0xd4002d},
+ {0x3d4000e0, 0x310000},
+ {0x3d4000e8, 0x66004d},
+ {0x3d4000ec, 0x16004d},
+ {0x3d400100, 0x191e1920},
+ {0x3d400104, 0x60630},
+ {0x3d40010c, 0xb0b000},
+ {0x3d400110, 0xe04080e},
+ {0x3d400114, 0x2040c0c},
+ {0x3d400118, 0x1010007},
+ {0x3d40011c, 0x401},
+ {0x3d400130, 0x20600},
+ {0x3d400134, 0xc100002},
+ {0x3d400138, 0xd8},
+ {0x3d400144, 0x96004b},
+ {0x3d400180, 0x2ee0017},
+ {0x3d400184, 0x2605b8e},
+ {0x3d400188, 0x0},
+ {0x3d400190, 0x497820a},
+ {0x3d400194, 0x80303},
+ {0x3d4001b4, 0x170a},
+ {0x3d4001a0, 0xe0400018},
+ {0x3d4001a4, 0xdf00e4},
+ {0x3d4001a8, 0x80000000},
+ {0x3d4001b0, 0x11},
+ {0x3d4001c0, 0x1},
+ {0x3d4001c4, 0x0},
+ {0x3d4000f4, 0xc99},
+ {0x3d400108, 0x70e1617},
+ {0x3d400200, 0x16},
+ {0x3d40020c, 0x0},
+ {0x3d400210, 0x1f1f},
+ {0x3d400204, 0x80808},
+ {0x3d400214, 0x7070707},
+ {0x3d400218, 0xf070707},
+ {0x3d400250, 0x29001701},
+ {0x3d400254, 0x2c},
+ {0x3d40025c, 0x4000030},
+ {0x3d400264, 0x900093e7},
+ {0x3d40026c, 0x2005574},
+ {0x3d400400, 0x111},
+ {0x3d400408, 0x72ff},
+ {0x3d400494, 0x2100e07},
+ {0x3d400498, 0x620096},
+ {0x3d40049c, 0x1100e07},
+ {0x3d4004a0, 0xc8012c},
+ {0x3d402020, 0x21},
+ {0x3d402024, 0x7d00},
+ {0x3d402050, 0x20d040},
+ {0x3d402064, 0xc001c},
+ {0x3d4020dc, 0x840000},
+ {0x3d4020e0, 0x310000},
+ {0x3d4020e8, 0x66004d},
+ {0x3d4020ec, 0x16004d},
+ {0x3d402100, 0xa040305},
+ {0x3d402104, 0x30407},
+ {0x3d402108, 0x203060b},
+ {0x3d40210c, 0x505000},
+ {0x3d402110, 0x2040202},
+ {0x3d402114, 0x2030202},
+ {0x3d402118, 0x1010004},
+ {0x3d40211c, 0x301},
+ {0x3d402130, 0x20300},
+ {0x3d402134, 0xa100002},
+ {0x3d402138, 0x1d},
+ {0x3d402144, 0x14000a},
+ {0x3d402180, 0x640004},
+ {0x3d402190, 0x3818200},
+ {0x3d402194, 0x80303},
+ {0x3d4021b4, 0x100},
+ {0x3d403020, 0x21},
+ {0x3d403024, 0x1f40},
+ {0x3d403050, 0x20d040},
+ {0x3d403064, 0x30007},
+ {0x3d4030dc, 0x840000},
+ {0x3d4030e0, 0x310000},
+ {0x3d4030e8, 0x66004d},
+ {0x3d4030ec, 0x16004d},
+ {0x3d403100, 0xa010102},
+ {0x3d403104, 0x30404},
+ {0x3d403108, 0x203060b},
+ {0x3d40310c, 0x505000},
+ {0x3d403110, 0x2040202},
+ {0x3d403114, 0x2030202},
+ {0x3d403118, 0x1010004},
+ {0x3d40311c, 0x301},
+ {0x3d403130, 0x20300},
+ {0x3d403134, 0xa100002},
+ {0x3d403138, 0x8},
+ {0x3d403144, 0x50003},
+ {0x3d403180, 0x190004},
+ {0x3d403190, 0x3818200},
+ {0x3d403194, 0x80303},
+ {0x3d4031b4, 0x100},
+ {0x3d400028, 0x0},
+};
+
+/* PHY Initialize Configuration */
+static struct dram_cfg_param ddr_ddrphy_cfg[] = {
+ {0x100a0, 0x0},
+ {0x100a1, 0x1},
+ {0x100a2, 0x2},
+ {0x100a3, 0x3},
+ {0x100a4, 0x4},
+ {0x100a5, 0x5},
+ {0x100a6, 0x6},
+ {0x100a7, 0x7},
+ {0x110a0, 0x0},
+ {0x110a1, 0x1},
+ {0x110a2, 0x3},
+ {0x110a3, 0x4},
+ {0x110a4, 0x5},
+ {0x110a5, 0x2},
+ {0x110a6, 0x7},
+ {0x110a7, 0x6},
+ {0x120a0, 0x0},
+ {0x120a1, 0x1},
+ {0x120a2, 0x3},
+ {0x120a3, 0x2},
+ {0x120a4, 0x5},
+ {0x120a5, 0x4},
+ {0x120a6, 0x7},
+ {0x120a7, 0x6},
+ {0x130a0, 0x0},
+ {0x130a1, 0x1},
+ {0x130a2, 0x2},
+ {0x130a3, 0x3},
+ {0x130a4, 0x4},
+ {0x130a5, 0x5},
+ {0x130a6, 0x6},
+ {0x130a7, 0x7},
+ {0x1005f, 0x1ff},
+ {0x1015f, 0x1ff},
+ {0x1105f, 0x1ff},
+ {0x1115f, 0x1ff},
+ {0x1205f, 0x1ff},
+ {0x1215f, 0x1ff},
+ {0x1305f, 0x1ff},
+ {0x1315f, 0x1ff},
+ {0x11005f, 0x1ff},
+ {0x11015f, 0x1ff},
+ {0x11105f, 0x1ff},
+ {0x11115f, 0x1ff},
+ {0x11205f, 0x1ff},
+ {0x11215f, 0x1ff},
+ {0x11305f, 0x1ff},
+ {0x11315f, 0x1ff},
+ {0x21005f, 0x1ff},
+ {0x21015f, 0x1ff},
+ {0x21105f, 0x1ff},
+ {0x21115f, 0x1ff},
+ {0x21205f, 0x1ff},
+ {0x21215f, 0x1ff},
+ {0x21305f, 0x1ff},
+ {0x21315f, 0x1ff},
+ {0x55, 0x1ff},
+ {0x1055, 0x1ff},
+ {0x2055, 0x1ff},
+ {0x3055, 0x1ff},
+ {0x4055, 0x1ff},
+ {0x5055, 0x1ff},
+ {0x6055, 0x1ff},
+ {0x7055, 0x1ff},
+ {0x8055, 0x1ff},
+ {0x9055, 0x1ff},
+ {0x200c5, 0x19},
+ {0x1200c5, 0x7},
+ {0x2200c5, 0x7},
+ {0x2002e, 0x2},
+ {0x12002e, 0x2},
+ {0x22002e, 0x2},
+ {0x90204, 0x0},
+ {0x190204, 0x0},
+ {0x290204, 0x0},
+ {0x20024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x120024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x220024, 0x1ab},
+ {0x2003a, 0x0},
+ {0x20056, 0x3},
+ {0x120056, 0xa},
+ {0x220056, 0xa},
+ {0x1004d, 0xe00},
+ {0x1014d, 0xe00},
+ {0x1104d, 0xe00},
+ {0x1114d, 0xe00},
+ {0x1204d, 0xe00},
+ {0x1214d, 0xe00},
+ {0x1304d, 0xe00},
+ {0x1314d, 0xe00},
+ {0x11004d, 0xe00},
+ {0x11014d, 0xe00},
+ {0x11104d, 0xe00},
+ {0x11114d, 0xe00},
+ {0x11204d, 0xe00},
+ {0x11214d, 0xe00},
+ {0x11304d, 0xe00},
+ {0x11314d, 0xe00},
+ {0x21004d, 0xe00},
+ {0x21014d, 0xe00},
+ {0x21104d, 0xe00},
+ {0x21114d, 0xe00},
+ {0x21204d, 0xe00},
+ {0x21214d, 0xe00},
+ {0x21304d, 0xe00},
+ {0x21314d, 0xe00},
+ {0x10049, 0xeba},
+ {0x10149, 0xeba},
+ {0x11049, 0xeba},
+ {0x11149, 0xeba},
+ {0x12049, 0xeba},
+ {0x12149, 0xeba},
+ {0x13049, 0xeba},
+ {0x13149, 0xeba},
+ {0x110049, 0xeba},
+ {0x110149, 0xeba},
+ {0x111049, 0xeba},
+ {0x111149, 0xeba},
+ {0x112049, 0xeba},
+ {0x112149, 0xeba},
+ {0x113049, 0xeba},
+ {0x113149, 0xeba},
+ {0x210049, 0xeba},
+ {0x210149, 0xeba},
+ {0x211049, 0xeba},
+ {0x211149, 0xeba},
+ {0x212049, 0xeba},
+ {0x212149, 0xeba},
+ {0x213049, 0xeba},
+ {0x213149, 0xeba},
+ {0x43, 0x63},
+ {0x1043, 0x63},
+ {0x2043, 0x63},
+ {0x3043, 0x63},
+ {0x4043, 0x63},
+ {0x5043, 0x63},
+ {0x6043, 0x63},
+ {0x7043, 0x63},
+ {0x8043, 0x63},
+ {0x9043, 0x63},
+ {0x20018, 0x3},
+ {0x20075, 0x4},
+ {0x20050, 0x0},
+ {0x20008, 0x2ee},
+ {0x120008, 0x64},
+ {0x220008, 0x19},
+ {0x20088, 0x9},
+ {0x200b2, 0xdc},
+ {0x10043, 0x5a1},
+ {0x10143, 0x5a1},
+ {0x11043, 0x5a1},
+ {0x11143, 0x5a1},
+ {0x12043, 0x5a1},
+ {0x12143, 0x5a1},
+ {0x13043, 0x5a1},
+ {0x13143, 0x5a1},
+ {0x1200b2, 0xdc},
+ {0x110043, 0x5a1},
+ {0x110143, 0x5a1},
+ {0x111043, 0x5a1},
+ {0x111143, 0x5a1},
+ {0x112043, 0x5a1},
+ {0x112143, 0x5a1},
+ {0x113043, 0x5a1},
+ {0x113143, 0x5a1},
+ {0x2200b2, 0xdc},
+ {0x210043, 0x5a1},
+ {0x210143, 0x5a1},
+ {0x211043, 0x5a1},
+ {0x211143, 0x5a1},
+ {0x212043, 0x5a1},
+ {0x212143, 0x5a1},
+ {0x213043, 0x5a1},
+ {0x213143, 0x5a1},
+ {0x200fa, 0x1},
+ {0x1200fa, 0x1},
+ {0x2200fa, 0x1},
+ {0x20019, 0x1},
+ {0x120019, 0x1},
+ {0x220019, 0x1},
+ {0x200f0, 0x660},
+ {0x200f1, 0x0},
+ {0x200f2, 0x4444},
+ {0x200f3, 0x8888},
+ {0x200f4, 0x5665},
+ {0x200f5, 0x0},
+ {0x200f6, 0x0},
+ {0x200f7, 0xf000},
+ {0x20025, 0x0},
+ {0x2002d, 0x0},
+ {0x12002d, 0x0},
+ {0x22002d, 0x0},
+ {0x200c7, 0x21},
+ {0x1200c7, 0x21},
+ {0x2200c7, 0x21},
+ {0x200ca, 0x24},
+ {0x1200ca, 0x24},
+ {0x2200ca, 0x24},
+};
+
+/* ddr phy trained csr */
+static struct dram_cfg_param ddr_ddrphy_trained_csr[] = {
+ { 0x200b2, 0x0},
+ { 0x1200b2, 0x0},
+ { 0x2200b2, 0x0},
+ { 0x200cb, 0x0},
+ { 0x10043, 0x0},
+ { 0x110043, 0x0},
+ { 0x210043, 0x0},
+ { 0x10143, 0x0},
+ { 0x110143, 0x0},
+ { 0x210143, 0x0},
+ { 0x11043, 0x0},
+ { 0x111043, 0x0},
+ { 0x211043, 0x0},
+ { 0x11143, 0x0},
+ { 0x111143, 0x0},
+ { 0x211143, 0x0},
+ { 0x12043, 0x0},
+ { 0x112043, 0x0},
+ { 0x212043, 0x0},
+ { 0x12143, 0x0},
+ { 0x112143, 0x0},
+ { 0x212143, 0x0},
+ { 0x13043, 0x0},
+ { 0x113043, 0x0},
+ { 0x213043, 0x0},
+ { 0x13143, 0x0},
+ { 0x113143, 0x0},
+ { 0x213143, 0x0},
+ { 0x80, 0x0},
+ { 0x100080, 0x0},
+ { 0x200080, 0x0},
+ { 0x1080, 0x0},
+ { 0x101080, 0x0},
+ { 0x201080, 0x0},
+ { 0x2080, 0x0},
+ { 0x102080, 0x0},
+ { 0x202080, 0x0},
+ { 0x3080, 0x0},
+ { 0x103080, 0x0},
+ { 0x203080, 0x0},
+ { 0x4080, 0x0},
+ { 0x104080, 0x0},
+ { 0x204080, 0x0},
+ { 0x5080, 0x0},
+ { 0x105080, 0x0},
+ { 0x205080, 0x0},
+ { 0x6080, 0x0},
+ { 0x106080, 0x0},
+ { 0x206080, 0x0},
+ { 0x7080, 0x0},
+ { 0x107080, 0x0},
+ { 0x207080, 0x0},
+ { 0x8080, 0x0},
+ { 0x108080, 0x0},
+ { 0x208080, 0x0},
+ { 0x9080, 0x0},
+ { 0x109080, 0x0},
+ { 0x209080, 0x0},
+ { 0x10080, 0x0},
+ { 0x110080, 0x0},
+ { 0x210080, 0x0},
+ { 0x10180, 0x0},
+ { 0x110180, 0x0},
+ { 0x210180, 0x0},
+ { 0x11080, 0x0},
+ { 0x111080, 0x0},
+ { 0x211080, 0x0},
+ { 0x11180, 0x0},
+ { 0x111180, 0x0},
+ { 0x211180, 0x0},
+ { 0x12080, 0x0},
+ { 0x112080, 0x0},
+ { 0x212080, 0x0},
+ { 0x12180, 0x0},
+ { 0x112180, 0x0},
+ { 0x212180, 0x0},
+ { 0x13080, 0x0},
+ { 0x113080, 0x0},
+ { 0x213080, 0x0},
+ { 0x13180, 0x0},
+ { 0x113180, 0x0},
+ { 0x213180, 0x0},
+ { 0x10081, 0x0},
+ { 0x110081, 0x0},
+ { 0x210081, 0x0},
+ { 0x10181, 0x0},
+ { 0x110181, 0x0},
+ { 0x210181, 0x0},
+ { 0x11081, 0x0},
+ { 0x111081, 0x0},
+ { 0x211081, 0x0},
+ { 0x11181, 0x0},
+ { 0x111181, 0x0},
+ { 0x211181, 0x0},
+ { 0x12081, 0x0},
+ { 0x112081, 0x0},
+ { 0x212081, 0x0},
+ { 0x12181, 0x0},
+ { 0x112181, 0x0},
+ { 0x212181, 0x0},
+ { 0x13081, 0x0},
+ { 0x113081, 0x0},
+ { 0x213081, 0x0},
+ { 0x13181, 0x0},
+ { 0x113181, 0x0},
+ { 0x213181, 0x0},
+ { 0x100d0, 0x0},
+ { 0x1100d0, 0x0},
+ { 0x2100d0, 0x0},
+ { 0x101d0, 0x0},
+ { 0x1101d0, 0x0},
+ { 0x2101d0, 0x0},
+ { 0x110d0, 0x0},
+ { 0x1110d0, 0x0},
+ { 0x2110d0, 0x0},
+ { 0x111d0, 0x0},
+ { 0x1111d0, 0x0},
+ { 0x2111d0, 0x0},
+ { 0x120d0, 0x0},
+ { 0x1120d0, 0x0},
+ { 0x2120d0, 0x0},
+ { 0x121d0, 0x0},
+ { 0x1121d0, 0x0},
+ { 0x2121d0, 0x0},
+ { 0x130d0, 0x0},
+ { 0x1130d0, 0x0},
+ { 0x2130d0, 0x0},
+ { 0x131d0, 0x0},
+ { 0x1131d0, 0x0},
+ { 0x2131d0, 0x0},
+ { 0x100d1, 0x0},
+ { 0x1100d1, 0x0},
+ { 0x2100d1, 0x0},
+ { 0x101d1, 0x0},
+ { 0x1101d1, 0x0},
+ { 0x2101d1, 0x0},
+ { 0x110d1, 0x0},
+ { 0x1110d1, 0x0},
+ { 0x2110d1, 0x0},
+ { 0x111d1, 0x0},
+ { 0x1111d1, 0x0},
+ { 0x2111d1, 0x0},
+ { 0x120d1, 0x0},
+ { 0x1120d1, 0x0},
+ { 0x2120d1, 0x0},
+ { 0x121d1, 0x0},
+ { 0x1121d1, 0x0},
+ { 0x2121d1, 0x0},
+ { 0x130d1, 0x0},
+ { 0x1130d1, 0x0},
+ { 0x2130d1, 0x0},
+ { 0x131d1, 0x0},
+ { 0x1131d1, 0x0},
+ { 0x2131d1, 0x0},
+ { 0x10068, 0x0},
+ { 0x10168, 0x0},
+ { 0x10268, 0x0},
+ { 0x10368, 0x0},
+ { 0x10468, 0x0},
+ { 0x10568, 0x0},
+ { 0x10668, 0x0},
+ { 0x10768, 0x0},
+ { 0x10868, 0x0},
+ { 0x11068, 0x0},
+ { 0x11168, 0x0},
+ { 0x11268, 0x0},
+ { 0x11368, 0x0},
+ { 0x11468, 0x0},
+ { 0x11568, 0x0},
+ { 0x11668, 0x0},
+ { 0x11768, 0x0},
+ { 0x11868, 0x0},
+ { 0x12068, 0x0},
+ { 0x12168, 0x0},
+ { 0x12268, 0x0},
+ { 0x12368, 0x0},
+ { 0x12468, 0x0},
+ { 0x12568, 0x0},
+ { 0x12668, 0x0},
+ { 0x12768, 0x0},
+ { 0x12868, 0x0},
+ { 0x13068, 0x0},
+ { 0x13168, 0x0},
+ { 0x13268, 0x0},
+ { 0x13368, 0x0},
+ { 0x13468, 0x0},
+ { 0x13568, 0x0},
+ { 0x13668, 0x0},
+ { 0x13768, 0x0},
+ { 0x13868, 0x0},
+ { 0x10069, 0x0},
+ { 0x10169, 0x0},
+ { 0x10269, 0x0},
+ { 0x10369, 0x0},
+ { 0x10469, 0x0},
+ { 0x10569, 0x0},
+ { 0x10669, 0x0},
+ { 0x10769, 0x0},
+ { 0x10869, 0x0},
+ { 0x11069, 0x0},
+ { 0x11169, 0x0},
+ { 0x11269, 0x0},
+ { 0x11369, 0x0},
+ { 0x11469, 0x0},
+ { 0x11569, 0x0},
+ { 0x11669, 0x0},
+ { 0x11769, 0x0},
+ { 0x11869, 0x0},
+ { 0x12069, 0x0},
+ { 0x12169, 0x0},
+ { 0x12269, 0x0},
+ { 0x12369, 0x0},
+ { 0x12469, 0x0},
+ { 0x12569, 0x0},
+ { 0x12669, 0x0},
+ { 0x12769, 0x0},
+ { 0x12869, 0x0},
+ { 0x13069, 0x0},
+ { 0x13169, 0x0},
+ { 0x13269, 0x0},
+ { 0x13369, 0x0},
+ { 0x13469, 0x0},
+ { 0x13569, 0x0},
+ { 0x13669, 0x0},
+ { 0x13769, 0x0},
+ { 0x13869, 0x0},
+ { 0x1008c, 0x0},
+ { 0x11008c, 0x0},
+ { 0x21008c, 0x0},
+ { 0x1018c, 0x0},
+ { 0x11018c, 0x0},
+ { 0x21018c, 0x0},
+ { 0x1108c, 0x0},
+ { 0x11108c, 0x0},
+ { 0x21108c, 0x0},
+ { 0x1118c, 0x0},
+ { 0x11118c, 0x0},
+ { 0x21118c, 0x0},
+ { 0x1208c, 0x0},
+ { 0x11208c, 0x0},
+ { 0x21208c, 0x0},
+ { 0x1218c, 0x0},
+ { 0x11218c, 0x0},
+ { 0x21218c, 0x0},
+ { 0x1308c, 0x0},
+ { 0x11308c, 0x0},
+ { 0x21308c, 0x0},
+ { 0x1318c, 0x0},
+ { 0x11318c, 0x0},
+ { 0x21318c, 0x0},
+ { 0x1008d, 0x0},
+ { 0x11008d, 0x0},
+ { 0x21008d, 0x0},
+ { 0x1018d, 0x0},
+ { 0x11018d, 0x0},
+ { 0x21018d, 0x0},
+ { 0x1108d, 0x0},
+ { 0x11108d, 0x0},
+ { 0x21108d, 0x0},
+ { 0x1118d, 0x0},
+ { 0x11118d, 0x0},
+ { 0x21118d, 0x0},
+ { 0x1208d, 0x0},
+ { 0x11208d, 0x0},
+ { 0x21208d, 0x0},
+ { 0x1218d, 0x0},
+ { 0x11218d, 0x0},
+ { 0x21218d, 0x0},
+ { 0x1308d, 0x0},
+ { 0x11308d, 0x0},
+ { 0x21308d, 0x0},
+ { 0x1318d, 0x0},
+ { 0x11318d, 0x0},
+ { 0x21318d, 0x0},
+ { 0x100c0, 0x0},
+ { 0x1100c0, 0x0},
+ { 0x2100c0, 0x0},
+ { 0x101c0, 0x0},
+ { 0x1101c0, 0x0},
+ { 0x2101c0, 0x0},
+ { 0x102c0, 0x0},
+ { 0x1102c0, 0x0},
+ { 0x2102c0, 0x0},
+ { 0x103c0, 0x0},
+ { 0x1103c0, 0x0},
+ { 0x2103c0, 0x0},
+ { 0x104c0, 0x0},
+ { 0x1104c0, 0x0},
+ { 0x2104c0, 0x0},
+ { 0x105c0, 0x0},
+ { 0x1105c0, 0x0},
+ { 0x2105c0, 0x0},
+ { 0x106c0, 0x0},
+ { 0x1106c0, 0x0},
+ { 0x2106c0, 0x0},
+ { 0x107c0, 0x0},
+ { 0x1107c0, 0x0},
+ { 0x2107c0, 0x0},
+ { 0x108c0, 0x0},
+ { 0x1108c0, 0x0},
+ { 0x2108c0, 0x0},
+ { 0x110c0, 0x0},
+ { 0x1110c0, 0x0},
+ { 0x2110c0, 0x0},
+ { 0x111c0, 0x0},
+ { 0x1111c0, 0x0},
+ { 0x2111c0, 0x0},
+ { 0x112c0, 0x0},
+ { 0x1112c0, 0x0},
+ { 0x2112c0, 0x0},
+ { 0x113c0, 0x0},
+ { 0x1113c0, 0x0},
+ { 0x2113c0, 0x0},
+ { 0x114c0, 0x0},
+ { 0x1114c0, 0x0},
+ { 0x2114c0, 0x0},
+ { 0x115c0, 0x0},
+ { 0x1115c0, 0x0},
+ { 0x2115c0, 0x0},
+ { 0x116c0, 0x0},
+ { 0x1116c0, 0x0},
+ { 0x2116c0, 0x0},
+ { 0x117c0, 0x0},
+ { 0x1117c0, 0x0},
+ { 0x2117c0, 0x0},
+ { 0x118c0, 0x0},
+ { 0x1118c0, 0x0},
+ { 0x2118c0, 0x0},
+ { 0x120c0, 0x0},
+ { 0x1120c0, 0x0},
+ { 0x2120c0, 0x0},
+ { 0x121c0, 0x0},
+ { 0x1121c0, 0x0},
+ { 0x2121c0, 0x0},
+ { 0x122c0, 0x0},
+ { 0x1122c0, 0x0},
+ { 0x2122c0, 0x0},
+ { 0x123c0, 0x0},
+ { 0x1123c0, 0x0},
+ { 0x2123c0, 0x0},
+ { 0x124c0, 0x0},
+ { 0x1124c0, 0x0},
+ { 0x2124c0, 0x0},
+ { 0x125c0, 0x0},
+ { 0x1125c0, 0x0},
+ { 0x2125c0, 0x0},
+ { 0x126c0, 0x0},
+ { 0x1126c0, 0x0},
+ { 0x2126c0, 0x0},
+ { 0x127c0, 0x0},
+ { 0x1127c0, 0x0},
+ { 0x2127c0, 0x0},
+ { 0x128c0, 0x0},
+ { 0x1128c0, 0x0},
+ { 0x2128c0, 0x0},
+ { 0x130c0, 0x0},
+ { 0x1130c0, 0x0},
+ { 0x2130c0, 0x0},
+ { 0x131c0, 0x0},
+ { 0x1131c0, 0x0},
+ { 0x2131c0, 0x0},
+ { 0x132c0, 0x0},
+ { 0x1132c0, 0x0},
+ { 0x2132c0, 0x0},
+ { 0x133c0, 0x0},
+ { 0x1133c0, 0x0},
+ { 0x2133c0, 0x0},
+ { 0x134c0, 0x0},
+ { 0x1134c0, 0x0},
+ { 0x2134c0, 0x0},
+ { 0x135c0, 0x0},
+ { 0x1135c0, 0x0},
+ { 0x2135c0, 0x0},
+ { 0x136c0, 0x0},
+ { 0x1136c0, 0x0},
+ { 0x2136c0, 0x0},
+ { 0x137c0, 0x0},
+ { 0x1137c0, 0x0},
+ { 0x2137c0, 0x0},
+ { 0x138c0, 0x0},
+ { 0x1138c0, 0x0},
+ { 0x2138c0, 0x0},
+ { 0x100c1, 0x0},
+ { 0x1100c1, 0x0},
+ { 0x2100c1, 0x0},
+ { 0x101c1, 0x0},
+ { 0x1101c1, 0x0},
+ { 0x2101c1, 0x0},
+ { 0x102c1, 0x0},
+ { 0x1102c1, 0x0},
+ { 0x2102c1, 0x0},
+ { 0x103c1, 0x0},
+ { 0x1103c1, 0x0},
+ { 0x2103c1, 0x0},
+ { 0x104c1, 0x0},
+ { 0x1104c1, 0x0},
+ { 0x2104c1, 0x0},
+ { 0x105c1, 0x0},
+ { 0x1105c1, 0x0},
+ { 0x2105c1, 0x0},
+ { 0x106c1, 0x0},
+ { 0x1106c1, 0x0},
+ { 0x2106c1, 0x0},
+ { 0x107c1, 0x0},
+ { 0x1107c1, 0x0},
+ { 0x2107c1, 0x0},
+ { 0x108c1, 0x0},
+ { 0x1108c1, 0x0},
+ { 0x2108c1, 0x0},
+ { 0x110c1, 0x0},
+ { 0x1110c1, 0x0},
+ { 0x2110c1, 0x0},
+ { 0x111c1, 0x0},
+ { 0x1111c1, 0x0},
+ { 0x2111c1, 0x0},
+ { 0x112c1, 0x0},
+ { 0x1112c1, 0x0},
+ { 0x2112c1, 0x0},
+ { 0x113c1, 0x0},
+ { 0x1113c1, 0x0},
+ { 0x2113c1, 0x0},
+ { 0x114c1, 0x0},
+ { 0x1114c1, 0x0},
+ { 0x2114c1, 0x0},
+ { 0x115c1, 0x0},
+ { 0x1115c1, 0x0},
+ { 0x2115c1, 0x0},
+ { 0x116c1, 0x0},
+ { 0x1116c1, 0x0},
+ { 0x2116c1, 0x0},
+ { 0x117c1, 0x0},
+ { 0x1117c1, 0x0},
+ { 0x2117c1, 0x0},
+ { 0x118c1, 0x0},
+ { 0x1118c1, 0x0},
+ { 0x2118c1, 0x0},
+ { 0x120c1, 0x0},
+ { 0x1120c1, 0x0},
+ { 0x2120c1, 0x0},
+ { 0x121c1, 0x0},
+ { 0x1121c1, 0x0},
+ { 0x2121c1, 0x0},
+ { 0x122c1, 0x0},
+ { 0x1122c1, 0x0},
+ { 0x2122c1, 0x0},
+ { 0x123c1, 0x0},
+ { 0x1123c1, 0x0},
+ { 0x2123c1, 0x0},
+ { 0x124c1, 0x0},
+ { 0x1124c1, 0x0},
+ { 0x2124c1, 0x0},
+ { 0x125c1, 0x0},
+ { 0x1125c1, 0x0},
+ { 0x2125c1, 0x0},
+ { 0x126c1, 0x0},
+ { 0x1126c1, 0x0},
+ { 0x2126c1, 0x0},
+ { 0x127c1, 0x0},
+ { 0x1127c1, 0x0},
+ { 0x2127c1, 0x0},
+ { 0x128c1, 0x0},
+ { 0x1128c1, 0x0},
+ { 0x2128c1, 0x0},
+ { 0x130c1, 0x0},
+ { 0x1130c1, 0x0},
+ { 0x2130c1, 0x0},
+ { 0x131c1, 0x0},
+ { 0x1131c1, 0x0},
+ { 0x2131c1, 0x0},
+ { 0x132c1, 0x0},
+ { 0x1132c1, 0x0},
+ { 0x2132c1, 0x0},
+ { 0x133c1, 0x0},
+ { 0x1133c1, 0x0},
+ { 0x2133c1, 0x0},
+ { 0x134c1, 0x0},
+ { 0x1134c1, 0x0},
+ { 0x2134c1, 0x0},
+ { 0x135c1, 0x0},
+ { 0x1135c1, 0x0},
+ { 0x2135c1, 0x0},
+ { 0x136c1, 0x0},
+ { 0x1136c1, 0x0},
+ { 0x2136c1, 0x0},
+ { 0x137c1, 0x0},
+ { 0x1137c1, 0x0},
+ { 0x2137c1, 0x0},
+ { 0x138c1, 0x0},
+ { 0x1138c1, 0x0},
+ { 0x2138c1, 0x0},
+ { 0x10020, 0x0},
+ { 0x110020, 0x0},
+ { 0x210020, 0x0},
+ { 0x11020, 0x0},
+ { 0x111020, 0x0},
+ { 0x211020, 0x0},
+ { 0x12020, 0x0},
+ { 0x112020, 0x0},
+ { 0x212020, 0x0},
+ { 0x13020, 0x0},
+ { 0x113020, 0x0},
+ { 0x213020, 0x0},
+ { 0x20072, 0x0},
+ { 0x20073, 0x0},
+ { 0x20074, 0x0},
+ { 0x100aa, 0x0},
+ { 0x110aa, 0x0},
+ { 0x120aa, 0x0},
+ { 0x130aa, 0x0},
+ { 0x20010, 0x0},
+ { 0x120010, 0x0},
+ { 0x220010, 0x0},
+ { 0x20011, 0x0},
+ { 0x120011, 0x0},
+ { 0x220011, 0x0},
+ { 0x100ae, 0x0},
+ { 0x1100ae, 0x0},
+ { 0x2100ae, 0x0},
+ { 0x100af, 0x0},
+ { 0x1100af, 0x0},
+ { 0x2100af, 0x0},
+ { 0x110ae, 0x0},
+ { 0x1110ae, 0x0},
+ { 0x2110ae, 0x0},
+ { 0x110af, 0x0},
+ { 0x1110af, 0x0},
+ { 0x2110af, 0x0},
+ { 0x120ae, 0x0},
+ { 0x1120ae, 0x0},
+ { 0x2120ae, 0x0},
+ { 0x120af, 0x0},
+ { 0x1120af, 0x0},
+ { 0x2120af, 0x0},
+ { 0x130ae, 0x0},
+ { 0x1130ae, 0x0},
+ { 0x2130ae, 0x0},
+ { 0x130af, 0x0},
+ { 0x1130af, 0x0},
+ { 0x2130af, 0x0},
+ { 0x20020, 0x0},
+ { 0x120020, 0x0},
+ { 0x220020, 0x0},
+ { 0x100a0, 0x0},
+ { 0x100a1, 0x0},
+ { 0x100a2, 0x0},
+ { 0x100a3, 0x0},
+ { 0x100a4, 0x0},
+ { 0x100a5, 0x0},
+ { 0x100a6, 0x0},
+ { 0x100a7, 0x0},
+ { 0x110a0, 0x0},
+ { 0x110a1, 0x0},
+ { 0x110a2, 0x0},
+ { 0x110a3, 0x0},
+ { 0x110a4, 0x0},
+ { 0x110a5, 0x0},
+ { 0x110a6, 0x0},
+ { 0x110a7, 0x0},
+ { 0x120a0, 0x0},
+ { 0x120a1, 0x0},
+ { 0x120a2, 0x0},
+ { 0x120a3, 0x0},
+ { 0x120a4, 0x0},
+ { 0x120a5, 0x0},
+ { 0x120a6, 0x0},
+ { 0x120a7, 0x0},
+ { 0x130a0, 0x0},
+ { 0x130a1, 0x0},
+ { 0x130a2, 0x0},
+ { 0x130a3, 0x0},
+ { 0x130a4, 0x0},
+ { 0x130a5, 0x0},
+ { 0x130a6, 0x0},
+ { 0x130a7, 0x0},
+ { 0x2007c, 0x0},
+ { 0x12007c, 0x0},
+ { 0x22007c, 0x0},
+ { 0x2007d, 0x0},
+ { 0x12007d, 0x0},
+ { 0x22007d, 0x0},
+ { 0x400fd, 0x0},
+ { 0x400c0, 0x0},
+ { 0x90201, 0x0},
+ { 0x190201, 0x0},
+ { 0x290201, 0x0},
+ { 0x90202, 0x0},
+ { 0x190202, 0x0},
+ { 0x290202, 0x0},
+ { 0x90203, 0x0},
+ { 0x190203, 0x0},
+ { 0x290203, 0x0},
+ { 0x90204, 0x0},
+ { 0x190204, 0x0},
+ { 0x290204, 0x0},
+ { 0x90205, 0x0},
+ { 0x190205, 0x0},
+ { 0x290205, 0x0},
+ { 0x90206, 0x0},
+ { 0x190206, 0x0},
+ { 0x290206, 0x0},
+ { 0x90207, 0x0},
+ { 0x190207, 0x0},
+ { 0x290207, 0x0},
+ { 0x90208, 0x0},
+ { 0x190208, 0x0},
+ { 0x290208, 0x0},
+ { 0x10062, 0x0},
+ { 0x10162, 0x0},
+ { 0x10262, 0x0},
+ { 0x10362, 0x0},
+ { 0x10462, 0x0},
+ { 0x10562, 0x0},
+ { 0x10662, 0x0},
+ { 0x10762, 0x0},
+ { 0x10862, 0x0},
+ { 0x11062, 0x0},
+ { 0x11162, 0x0},
+ { 0x11262, 0x0},
+ { 0x11362, 0x0},
+ { 0x11462, 0x0},
+ { 0x11562, 0x0},
+ { 0x11662, 0x0},
+ { 0x11762, 0x0},
+ { 0x11862, 0x0},
+ { 0x12062, 0x0},
+ { 0x12162, 0x0},
+ { 0x12262, 0x0},
+ { 0x12362, 0x0},
+ { 0x12462, 0x0},
+ { 0x12562, 0x0},
+ { 0x12662, 0x0},
+ { 0x12762, 0x0},
+ { 0x12862, 0x0},
+ { 0x13062, 0x0},
+ { 0x13162, 0x0},
+ { 0x13262, 0x0},
+ { 0x13362, 0x0},
+ { 0x13462, 0x0},
+ { 0x13562, 0x0},
+ { 0x13662, 0x0},
+ { 0x13762, 0x0},
+ { 0x13862, 0x0},
+ { 0x20077, 0x0},
+ { 0x10001, 0x0},
+ { 0x11001, 0x0},
+ { 0x12001, 0x0},
+ { 0x13001, 0x0},
+ { 0x10040, 0x0},
+ { 0x10140, 0x0},
+ { 0x10240, 0x0},
+ { 0x10340, 0x0},
+ { 0x10440, 0x0},
+ { 0x10540, 0x0},
+ { 0x10640, 0x0},
+ { 0x10740, 0x0},
+ { 0x10840, 0x0},
+ { 0x10030, 0x0},
+ { 0x10130, 0x0},
+ { 0x10230, 0x0},
+ { 0x10330, 0x0},
+ { 0x10430, 0x0},
+ { 0x10530, 0x0},
+ { 0x10630, 0x0},
+ { 0x10730, 0x0},
+ { 0x10830, 0x0},
+ { 0x11040, 0x0},
+ { 0x11140, 0x0},
+ { 0x11240, 0x0},
+ { 0x11340, 0x0},
+ { 0x11440, 0x0},
+ { 0x11540, 0x0},
+ { 0x11640, 0x0},
+ { 0x11740, 0x0},
+ { 0x11840, 0x0},
+ { 0x11030, 0x0},
+ { 0x11130, 0x0},
+ { 0x11230, 0x0},
+ { 0x11330, 0x0},
+ { 0x11430, 0x0},
+ { 0x11530, 0x0},
+ { 0x11630, 0x0},
+ { 0x11730, 0x0},
+ { 0x11830, 0x0},
+ { 0x12040, 0x0},
+ { 0x12140, 0x0},
+ { 0x12240, 0x0},
+ { 0x12340, 0x0},
+ { 0x12440, 0x0},
+ { 0x12540, 0x0},
+ { 0x12640, 0x0},
+ { 0x12740, 0x0},
+ { 0x12840, 0x0},
+ { 0x12030, 0x0},
+ { 0x12130, 0x0},
+ { 0x12230, 0x0},
+ { 0x12330, 0x0},
+ { 0x12430, 0x0},
+ { 0x12530, 0x0},
+ { 0x12630, 0x0},
+ { 0x12730, 0x0},
+ { 0x12830, 0x0},
+ { 0x13040, 0x0},
+ { 0x13140, 0x0},
+ { 0x13240, 0x0},
+ { 0x13340, 0x0},
+ { 0x13440, 0x0},
+ { 0x13540, 0x0},
+ { 0x13640, 0x0},
+ { 0x13740, 0x0},
+ { 0x13840, 0x0},
+ { 0x13030, 0x0},
+ { 0x13130, 0x0},
+ { 0x13230, 0x0},
+ { 0x13330, 0x0},
+ { 0x13430, 0x0},
+ { 0x13530, 0x0},
+ { 0x13630, 0x0},
+ { 0x13730, 0x0},
+ { 0x13830, 0x0},
+};
+
+/* P0 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x131f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x310},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P1 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp1_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x101},
+ {0x54003, 0x190},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x310},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P2 message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp2_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54002, 0x102},
+ {0x54003, 0x64},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x121f},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400d, 0x100},
+ {0x54012, 0x310},
+ {0x54019, 0x84},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x84},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0x8400},
+ {0x54033, 0x3100},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0x8400},
+ {0x54039, 0x3100},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ {0xd0000, 0x1},
+};
+
+/* P0 2D message block paremeter for training firmware */
+static struct dram_cfg_param ddr_fsp0_2d_cfg[] = {
+ {0xd0000, 0x0},
+ {0x54003, 0xbb8},
+ {0x54004, 0x2},
+ {0x54005, 0x2228},
+ {0x54006, 0x11},
+ {0x54008, 0x61},
+ {0x54009, 0xc8},
+ {0x5400b, 0x2},
+ {0x5400f, 0x100},
+ {0x54010, 0x1f7f},
+ {0x54012, 0x310},
+ {0x54019, 0x2dd4},
+ {0x5401a, 0x31},
+ {0x5401b, 0x4d66},
+ {0x5401c, 0x4d00},
+ {0x5401e, 0x16},
+ {0x5401f, 0x2dd4},
+ {0x54020, 0x31},
+ {0x54021, 0x4d66},
+ {0x54022, 0x4d00},
+ {0x54024, 0x16},
+ {0x5402b, 0x1000},
+ {0x5402c, 0x3},
+ {0x54032, 0xd400},
+ {0x54033, 0x312d},
+ {0x54034, 0x6600},
+ {0x54035, 0x4d},
+ {0x54036, 0x4d},
+ {0x54037, 0x1600},
+ {0x54038, 0xd400},
+ {0x54039, 0x312d},
+ {0x5403a, 0x6600},
+ {0x5403b, 0x4d},
+ {0x5403c, 0x4d},
+ {0x5403d, 0x1600},
+ { 0xd0000, 0x1 },
+};
+
+/* DRAM PHY init engine image */
+static struct dram_cfg_param ddr_phy_pie[] = {
+ {0xd0000, 0x0},
+ {0x90000, 0x10},
+ {0x90001, 0x400},
+ {0x90002, 0x10e},
+ {0x90003, 0x0},
+ {0x90004, 0x0},
+ {0x90005, 0x8},
+ {0x90029, 0xb},
+ {0x9002a, 0x480},
+ {0x9002b, 0x109},
+ {0x9002c, 0x8},
+ {0x9002d, 0x448},
+ {0x9002e, 0x139},
+ {0x9002f, 0x8},
+ {0x90030, 0x478},
+ {0x90031, 0x109},
+ {0x90032, 0x0},
+ {0x90033, 0xe8},
+ {0x90034, 0x109},
+ {0x90035, 0x2},
+ {0x90036, 0x10},
+ {0x90037, 0x139},
+ {0x90038, 0xf},
+ {0x90039, 0x7c0},
+ {0x9003a, 0x139},
+ {0x9003b, 0x44},
+ {0x9003c, 0x630},
+ {0x9003d, 0x159},
+ {0x9003e, 0x14f},
+ {0x9003f, 0x630},
+ {0x90040, 0x159},
+ {0x90041, 0x47},
+ {0x90042, 0x630},
+ {0x90043, 0x149},
+ {0x90044, 0x4f},
+ {0x90045, 0x630},
+ {0x90046, 0x179},
+ {0x90047, 0x8},
+ {0x90048, 0xe0},
+ {0x90049, 0x109},
+ {0x9004a, 0x0},
+ {0x9004b, 0x7c8},
+ {0x9004c, 0x109},
+ {0x9004d, 0x0},
+ {0x9004e, 0x1},
+ {0x9004f, 0x8},
+ {0x90050, 0x0},
+ {0x90051, 0x45a},
+ {0x90052, 0x9},
+ {0x90053, 0x0},
+ {0x90054, 0x448},
+ {0x90055, 0x109},
+ {0x90056, 0x40},
+ {0x90057, 0x630},
+ {0x90058, 0x179},
+ {0x90059, 0x1},
+ {0x9005a, 0x618},
+ {0x9005b, 0x109},
+ {0x9005c, 0x40c0},
+ {0x9005d, 0x630},
+ {0x9005e, 0x149},
+ {0x9005f, 0x8},
+ {0x90060, 0x4},
+ {0x90061, 0x48},
+ {0x90062, 0x4040},
+ {0x90063, 0x630},
+ {0x90064, 0x149},
+ {0x90065, 0x0},
+ {0x90066, 0x4},
+ {0x90067, 0x48},
+ {0x90068, 0x40},
+ {0x90069, 0x630},
+ {0x9006a, 0x149},
+ {0x9006b, 0x10},
+ {0x9006c, 0x4},
+ {0x9006d, 0x18},
+ {0x9006e, 0x0},
+ {0x9006f, 0x4},
+ {0x90070, 0x78},
+ {0x90071, 0x549},
+ {0x90072, 0x630},
+ {0x90073, 0x159},
+ {0x90074, 0xd49},
+ {0x90075, 0x630},
+ {0x90076, 0x159},
+ {0x90077, 0x94a},
+ {0x90078, 0x630},
+ {0x90079, 0x159},
+ {0x9007a, 0x441},
+ {0x9007b, 0x630},
+ {0x9007c, 0x149},
+ {0x9007d, 0x42},
+ {0x9007e, 0x630},
+ {0x9007f, 0x149},
+ {0x90080, 0x1},
+ {0x90081, 0x630},
+ {0x90082, 0x149},
+ {0x90083, 0x0},
+ {0x90084, 0xe0},
+ {0x90085, 0x109},
+ {0x90086, 0xa},
+ {0x90087, 0x10},
+ {0x90088, 0x109},
+ {0x90089, 0x9},
+ {0x9008a, 0x3c0},
+ {0x9008b, 0x149},
+ {0x9008c, 0x9},
+ {0x9008d, 0x3c0},
+ {0x9008e, 0x159},
+ {0x9008f, 0x18},
+ {0x90090, 0x10},
+ {0x90091, 0x109},
+ {0x90092, 0x0},
+ {0x90093, 0x3c0},
+ {0x90094, 0x109},
+ {0x90095, 0x18},
+ {0x90096, 0x4},
+ {0x90097, 0x48},
+ {0x90098, 0x18},
+ {0x90099, 0x4},
+ {0x9009a, 0x58},
+ {0x9009b, 0xa},
+ {0x9009c, 0x10},
+ {0x9009d, 0x109},
+ {0x9009e, 0x2},
+ {0x9009f, 0x10},
+ {0x900a0, 0x109},
+ {0x900a1, 0x5},
+ {0x900a2, 0x7c0},
+ {0x900a3, 0x109},
+ {0x900a4, 0x10},
+ {0x900a5, 0x10},
+ {0x900a6, 0x109},
+ {0x40000, 0x811},
+ {0x40020, 0x880},
+ {0x40040, 0x0},
+ {0x40060, 0x0},
+ {0x40001, 0x4008},
+ {0x40021, 0x83},
+ {0x40041, 0x4f},
+ {0x40061, 0x0},
+ {0x40002, 0x4040},
+ {0x40022, 0x83},
+ {0x40042, 0x51},
+ {0x40062, 0x0},
+ {0x40003, 0x811},
+ {0x40023, 0x880},
+ {0x40043, 0x0},
+ {0x40063, 0x0},
+ {0x40004, 0x720},
+ {0x40024, 0xf},
+ {0x40044, 0x1740},
+ {0x40064, 0x0},
+ {0x40005, 0x16},
+ {0x40025, 0x83},
+ {0x40045, 0x4b},
+ {0x40065, 0x0},
+ {0x40006, 0x716},
+ {0x40026, 0xf},
+ {0x40046, 0x2001},
+ {0x40066, 0x0},
+ {0x40007, 0x716},
+ {0x40027, 0xf},
+ {0x40047, 0x2800},
+ {0x40067, 0x0},
+ {0x40008, 0x716},
+ {0x40028, 0xf},
+ {0x40048, 0xf00},
+ {0x40068, 0x0},
+ {0x40009, 0x720},
+ {0x40029, 0xf},
+ {0x40049, 0x1400},
+ {0x40069, 0x0},
+ {0x4000a, 0xe08},
+ {0x4002a, 0xc15},
+ {0x4004a, 0x0},
+ {0x4006a, 0x0},
+ {0x4000b, 0x623},
+ {0x4002b, 0x15},
+ {0x4004b, 0x0},
+ {0x4006b, 0x0},
+ {0x4000c, 0x4028},
+ {0x4002c, 0x80},
+ {0x4004c, 0x0},
+ {0x4006c, 0x0},
+ {0x4000d, 0xe08},
+ {0x4002d, 0xc1a},
+ {0x4004d, 0x0},
+ {0x4006d, 0x0},
+ {0x4000e, 0x623},
+ {0x4002e, 0x1a},
+ {0x4004e, 0x0},
+ {0x4006e, 0x0},
+ {0x4000f, 0x4040},
+ {0x4002f, 0x80},
+ {0x4004f, 0x0},
+ {0x4006f, 0x0},
+ {0x40010, 0x2604},
+ {0x40030, 0x15},
+ {0x40050, 0x0},
+ {0x40070, 0x0},
+ {0x40011, 0x708},
+ {0x40031, 0x5},
+ {0x40051, 0x0},
+ {0x40071, 0x2002},
+ {0x40012, 0x8},
+ {0x40032, 0x80},
+ {0x40052, 0x0},
+ {0x40072, 0x0},
+ {0x40013, 0x2604},
+ {0x40033, 0x1a},
+ {0x40053, 0x0},
+ {0x40073, 0x0},
+ {0x40014, 0x708},
+ {0x40034, 0xa},
+ {0x40054, 0x0},
+ {0x40074, 0x2002},
+ {0x40015, 0x4040},
+ {0x40035, 0x80},
+ {0x40055, 0x0},
+ {0x40075, 0x0},
+ {0x40016, 0x60a},
+ {0x40036, 0x15},
+ {0x40056, 0x1200},
+ {0x40076, 0x0},
+ {0x40017, 0x61a},
+ {0x40037, 0x15},
+ {0x40057, 0x1300},
+ {0x40077, 0x0},
+ {0x40018, 0x60a},
+ {0x40038, 0x1a},
+ {0x40058, 0x1200},
+ {0x40078, 0x0},
+ {0x40019, 0x642},
+ {0x40039, 0x1a},
+ {0x40059, 0x1300},
+ {0x40079, 0x0},
+ {0x4001a, 0x4808},
+ {0x4003a, 0x880},
+ {0x4005a, 0x0},
+ {0x4007a, 0x0},
+ {0x900a7, 0x0},
+ {0x900a8, 0x790},
+ {0x900a9, 0x11a},
+ {0x900aa, 0x8},
+ {0x900ab, 0x7aa},
+ {0x900ac, 0x2a},
+ {0x900ad, 0x10},
+ {0x900ae, 0x7b2},
+ {0x900af, 0x2a},
+ {0x900b0, 0x0},
+ {0x900b1, 0x7c8},
+ {0x900b2, 0x109},
+ {0x900b3, 0x10},
+ {0x900b4, 0x2a8},
+ {0x900b5, 0x129},
+ {0x900b6, 0x8},
+ {0x900b7, 0x370},
+ {0x900b8, 0x129},
+ {0x900b9, 0xa},
+ {0x900ba, 0x3c8},
+ {0x900bb, 0x1a9},
+ {0x900bc, 0xc},
+ {0x900bd, 0x408},
+ {0x900be, 0x199},
+ {0x900bf, 0x14},
+ {0x900c0, 0x790},
+ {0x900c1, 0x11a},
+ {0x900c2, 0x8},
+ {0x900c3, 0x4},
+ {0x900c4, 0x18},
+ {0x900c5, 0xe},
+ {0x900c6, 0x408},
+ {0x900c7, 0x199},
+ {0x900c8, 0x8},
+ {0x900c9, 0x8568},
+ {0x900ca, 0x108},
+ {0x900cb, 0x18},
+ {0x900cc, 0x790},
+ {0x900cd, 0x16a},
+ {0x900ce, 0x8},
+ {0x900cf, 0x1d8},
+ {0x900d0, 0x169},
+ {0x900d1, 0x10},
+ {0x900d2, 0x8558},
+ {0x900d3, 0x168},
+ {0x900d4, 0x70},
+ {0x900d5, 0x788},
+ {0x900d6, 0x16a},
+ {0x900d7, 0x1ff8},
+ {0x900d8, 0x85a8},
+ {0x900d9, 0x1e8},
+ {0x900da, 0x50},
+ {0x900db, 0x798},
+ {0x900dc, 0x16a},
+ {0x900dd, 0x60},
+ {0x900de, 0x7a0},
+ {0x900df, 0x16a},
+ {0x900e0, 0x8},
+ {0x900e1, 0x8310},
+ {0x900e2, 0x168},
+ {0x900e3, 0x8},
+ {0x900e4, 0xa310},
+ {0x900e5, 0x168},
+ {0x900e6, 0xa},
+ {0x900e7, 0x408},
+ {0x900e8, 0x169},
+ {0x900e9, 0x6e},
+ {0x900ea, 0x0},
+ {0x900eb, 0x68},
+ {0x900ec, 0x0},
+ {0x900ed, 0x408},
+ {0x900ee, 0x169},
+ {0x900ef, 0x0},
+ {0x900f0, 0x8310},
+ {0x900f1, 0x168},
+ {0x900f2, 0x0},
+ {0x900f3, 0xa310},
+ {0x900f4, 0x168},
+ {0x900f5, 0x1ff8},
+ {0x900f6, 0x85a8},
+ {0x900f7, 0x1e8},
+ {0x900f8, 0x68},
+ {0x900f9, 0x798},
+ {0x900fa, 0x16a},
+ {0x900fb, 0x78},
+ {0x900fc, 0x7a0},
+ {0x900fd, 0x16a},
+ {0x900fe, 0x68},
+ {0x900ff, 0x790},
+ {0x90100, 0x16a},
+ {0x90101, 0x8},
+ {0x90102, 0x8b10},
+ {0x90103, 0x168},
+ {0x90104, 0x8},
+ {0x90105, 0xab10},
+ {0x90106, 0x168},
+ {0x90107, 0xa},
+ {0x90108, 0x408},
+ {0x90109, 0x169},
+ {0x9010a, 0x58},
+ {0x9010b, 0x0},
+ {0x9010c, 0x68},
+ {0x9010d, 0x0},
+ {0x9010e, 0x408},
+ {0x9010f, 0x169},
+ {0x90110, 0x0},
+ {0x90111, 0x8b10},
+ {0x90112, 0x168},
+ {0x90113, 0x0},
+ {0x90114, 0xab10},
+ {0x90115, 0x168},
+ {0x90116, 0x0},
+ {0x90117, 0x1d8},
+ {0x90118, 0x169},
+ {0x90119, 0x80},
+ {0x9011a, 0x790},
+ {0x9011b, 0x16a},
+ {0x9011c, 0x18},
+ {0x9011d, 0x7aa},
+ {0x9011e, 0x6a},
+ {0x9011f, 0xa},
+ {0x90120, 0x0},
+ {0x90121, 0x1e9},
+ {0x90122, 0x8},
+ {0x90123, 0x8080},
+ {0x90124, 0x108},
+ {0x90125, 0xf},
+ {0x90126, 0x408},
+ {0x90127, 0x169},
+ {0x90128, 0xc},
+ {0x90129, 0x0},
+ {0x9012a, 0x68},
+ {0x9012b, 0x9},
+ {0x9012c, 0x0},
+ {0x9012d, 0x1a9},
+ {0x9012e, 0x0},
+ {0x9012f, 0x408},
+ {0x90130, 0x169},
+ {0x90131, 0x0},
+ {0x90132, 0x8080},
+ {0x90133, 0x108},
+ {0x90134, 0x8},
+ {0x90135, 0x7aa},
+ {0x90136, 0x6a},
+ {0x90137, 0x0},
+ {0x90138, 0x8568},
+ {0x90139, 0x108},
+ {0x9013a, 0xb7},
+ {0x9013b, 0x790},
+ {0x9013c, 0x16a},
+ {0x9013d, 0x1f},
+ {0x9013e, 0x0},
+ {0x9013f, 0x68},
+ {0x90140, 0x8},
+ {0x90141, 0x8558},
+ {0x90142, 0x168},
+ {0x90143, 0xf},
+ {0x90144, 0x408},
+ {0x90145, 0x169},
+ {0x90146, 0xc},
+ {0x90147, 0x0},
+ {0x90148, 0x68},
+ {0x90149, 0x0},
+ {0x9014a, 0x408},
+ {0x9014b, 0x169},
+ {0x9014c, 0x0},
+ {0x9014d, 0x8558},
+ {0x9014e, 0x168},
+ {0x9014f, 0x8},
+ {0x90150, 0x3c8},
+ {0x90151, 0x1a9},
+ {0x90152, 0x3},
+ {0x90153, 0x370},
+ {0x90154, 0x129},
+ {0x90155, 0x20},
+ {0x90156, 0x2aa},
+ {0x90157, 0x9},
+ {0x90158, 0x0},
+ {0x90159, 0x400},
+ {0x9015a, 0x10e},
+ {0x9015b, 0x8},
+ {0x9015c, 0xe8},
+ {0x9015d, 0x109},
+ {0x9015e, 0x0},
+ {0x9015f, 0x8140},
+ {0x90160, 0x10c},
+ {0x90161, 0x10},
+ {0x90162, 0x8138},
+ {0x90163, 0x10c},
+ {0x90164, 0x8},
+ {0x90165, 0x7c8},
+ {0x90166, 0x101},
+ {0x90167, 0x8},
+ {0x90168, 0x0},
+ {0x90169, 0x8},
+ {0x9016a, 0x8},
+ {0x9016b, 0x448},
+ {0x9016c, 0x109},
+ {0x9016d, 0xf},
+ {0x9016e, 0x7c0},
+ {0x9016f, 0x109},
+ {0x90170, 0x0},
+ {0x90171, 0xe8},
+ {0x90172, 0x109},
+ {0x90173, 0x47},
+ {0x90174, 0x630},
+ {0x90175, 0x109},
+ {0x90176, 0x8},
+ {0x90177, 0x618},
+ {0x90178, 0x109},
+ {0x90179, 0x8},
+ {0x9017a, 0xe0},
+ {0x9017b, 0x109},
+ {0x9017c, 0x0},
+ {0x9017d, 0x7c8},
+ {0x9017e, 0x109},
+ {0x9017f, 0x8},
+ {0x90180, 0x8140},
+ {0x90181, 0x10c},
+ {0x90182, 0x0},
+ {0x90183, 0x1},
+ {0x90184, 0x8},
+ {0x90185, 0x8},
+ {0x90186, 0x4},
+ {0x90187, 0x8},
+ {0x90188, 0x8},
+ {0x90189, 0x7c8},
+ {0x9018a, 0x101},
+ {0x90006, 0x0},
+ {0x90007, 0x0},
+ {0x90008, 0x8},
+ {0x90009, 0x0},
+ {0x9000a, 0x0},
+ {0x9000b, 0x0},
+ {0xd00e7, 0x400},
+ {0x90017, 0x0},
+ {0x9001f, 0x2a},
+ {0x90026, 0x6a},
+ {0x400d0, 0x0},
+ {0x400d1, 0x101},
+ {0x400d2, 0x105},
+ {0x400d3, 0x107},
+ {0x400d4, 0x10f},
+ {0x400d5, 0x202},
+ {0x400d6, 0x20a},
+ {0x400d7, 0x20b},
+ {0x2003a, 0x2},
+ {0x2000b, 0x5d},
+ {0x2000c, 0xbb},
+ {0x2000d, 0x753},
+ {0x2000e, 0x2c},
+ {0x12000b, 0xc},
+ {0x12000c, 0x19},
+ {0x12000d, 0xfa},
+ {0x12000e, 0x10},
+ {0x22000b, 0x3},
+ {0x22000c, 0x6},
+ {0x22000d, 0x3e},
+ {0x22000e, 0x10},
+ {0x9000c, 0x0},
+ {0x9000d, 0x173},
+ {0x9000e, 0x60},
+ {0x9000f, 0x6110},
+ {0x90010, 0x2152},
+ {0x90011, 0xdfbd},
+ {0x90012, 0x60},
+ {0x90013, 0x6152},
+ {0x20010, 0x5a},
+ {0x20011, 0x3},
+ {0x120010, 0x5a},
+ {0x120011, 0x3},
+ {0x220010, 0x5a},
+ {0x220011, 0x3},
+ {0x40080, 0xe0},
+ {0x40081, 0x12},
+ {0x40082, 0xe0},
+ {0x40083, 0x12},
+ {0x40084, 0xe0},
+ {0x40085, 0x12},
+ {0x140080, 0xe0},
+ {0x140081, 0x12},
+ {0x140082, 0xe0},
+ {0x140083, 0x12},
+ {0x140084, 0xe0},
+ {0x140085, 0x12},
+ {0x240080, 0xe0},
+ {0x240081, 0x12},
+ {0x240082, 0xe0},
+ {0x240083, 0x12},
+ {0x240084, 0xe0},
+ {0x240085, 0x12},
+ {0x400fd, 0xf},
+ {0x10011, 0x1},
+ {0x10012, 0x1},
+ {0x10013, 0x180},
+ {0x10018, 0x1},
+ {0x10002, 0x6209},
+ {0x100b2, 0x1},
+ {0x101b4, 0x1},
+ {0x102b4, 0x1},
+ {0x103b4, 0x1},
+ {0x104b4, 0x1},
+ {0x105b4, 0x1},
+ {0x106b4, 0x1},
+ {0x107b4, 0x1},
+ {0x108b4, 0x1},
+ {0x11011, 0x1},
+ {0x11012, 0x1},
+ {0x11013, 0x180},
+ {0x11018, 0x1},
+ {0x11002, 0x6209},
+ {0x110b2, 0x1},
+ {0x111b4, 0x1},
+ {0x112b4, 0x1},
+ {0x113b4, 0x1},
+ {0x114b4, 0x1},
+ {0x115b4, 0x1},
+ {0x116b4, 0x1},
+ {0x117b4, 0x1},
+ {0x118b4, 0x1},
+ {0x12011, 0x1},
+ {0x12012, 0x1},
+ {0x12013, 0x180},
+ {0x12018, 0x1},
+ {0x12002, 0x6209},
+ {0x120b2, 0x1},
+ {0x121b4, 0x1},
+ {0x122b4, 0x1},
+ {0x123b4, 0x1},
+ {0x124b4, 0x1},
+ {0x125b4, 0x1},
+ {0x126b4, 0x1},
+ {0x127b4, 0x1},
+ {0x128b4, 0x1},
+ {0x13011, 0x1},
+ {0x13012, 0x1},
+ {0x13013, 0x180},
+ {0x13018, 0x1},
+ {0x13002, 0x6209},
+ {0x130b2, 0x1},
+ {0x131b4, 0x1},
+ {0x132b4, 0x1},
+ {0x133b4, 0x1},
+ {0x134b4, 0x1},
+ {0x135b4, 0x1},
+ {0x136b4, 0x1},
+ {0x137b4, 0x1},
+ {0x138b4, 0x1},
+ {0x2003a, 0x2},
+ {0xc0080, 0x2},
+ {0xd0000, 0x1}
+};
+
+static struct dram_fsp_msg ddr_dram_fsp_msg[] = {
+ {
+ /* P0 3000mts 1D */
+ .drate = 3000,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp0_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_cfg),
+ },
+ {
+ /* P1 400mts 1D */
+ .drate = 400,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp1_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp1_cfg),
+ },
+ {
+ /* P2 100mts 1D */
+ .drate = 100,
+ .fw_type = FW_1D_IMAGE,
+ .fsp_cfg = ddr_fsp2_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp2_cfg),
+ },
+ {
+ /* P0 3000mts 2D */
+ .drate = 3000,
+ .fw_type = FW_2D_IMAGE,
+ .fsp_cfg = ddr_fsp0_2d_cfg,
+ .fsp_cfg_num = ARRAY_SIZE(ddr_fsp0_2d_cfg),
+ },
+};
+
+/* ddr timing config params */
+struct dram_timing_info ucm_dram_timing_ff020008 = {
+ .ddrc_cfg = ddr_ddrc_cfg,
+ .ddrc_cfg_num = ARRAY_SIZE(ddr_ddrc_cfg),
+ .ddrphy_cfg = ddr_ddrphy_cfg,
+ .ddrphy_cfg_num = ARRAY_SIZE(ddr_ddrphy_cfg),
+ .fsp_msg = ddr_dram_fsp_msg,
+ .fsp_msg_num = ARRAY_SIZE(ddr_dram_fsp_msg),
+ .ddrphy_trained_csr = ddr_ddrphy_trained_csr,
+ .ddrphy_trained_csr_num = ARRAY_SIZE(ddr_ddrphy_trained_csr),
+ .ddrphy_pie = ddr_phy_pie,
+ .ddrphy_pie_num = ARRAY_SIZE(ddr_phy_pie),
+ .fsp_table = { 3000, 400, 100, },
+};
diff --git a/board/compulab/imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c b/board/compulab/imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c
new file mode 100644
index 0000000000..1f18ccd959
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/imx8mm-cl-iot-gate.c
@@ -0,0 +1,69 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2018 NXP
+ * Copyright 2020 Linaro
+ */
+
+#include <common.h>
+#include <env.h>
+#include <init.h>
+#include <miiphy.h>
+#include <netdev.h>
+
+#include <asm/arch/clock.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/io.h>
+
+DECLARE_GLOBAL_DATA_PTR;
+
+#if IS_ENABLED(CONFIG_FEC_MXC)
+static int setup_fec(void)
+{
+ struct iomuxc_gpr_base_regs *gpr =
+ (struct iomuxc_gpr_base_regs *)IOMUXC_GPR_BASE_ADDR;
+
+ /* Use 125M anatop REF_CLK1 for ENET1, not from external */
+ clrsetbits_le32(&gpr->gpr[1], 0x2000, 0);
+
+ return 0;
+}
+
+int board_phy_config(struct phy_device *phydev)
+{
+ /* enable rgmii rxc skew and phy mode select to RGMII copper */
+ phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x1f);
+ phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x8);
+
+ phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x00);
+ phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x82ee);
+ phy_write(phydev, MDIO_DEVAD_NONE, 0x1d, 0x05);
+ phy_write(phydev, MDIO_DEVAD_NONE, 0x1e, 0x100);
+
+ if (phydev->drv->config)
+ phydev->drv->config(phydev);
+ return 0;
+}
+#endif
+
+int board_init(void)
+{
+ if (IS_ENABLED(CONFIG_FEC_MXC))
+ setup_fec();
+
+ return 0;
+}
+
+int board_mmc_get_env_dev(int devno)
+{
+ return devno;
+}
+
+int board_late_init(void)
+{
+ if (IS_ENABLED(CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG)) {
+ env_set("board_name", "IOT-GATE-IMX8");
+ env_set("board_rev", "SBC-IOTMX8");
+ }
+
+ return 0;
+}
diff --git a/board/compulab/imx8mm-cl-iot-gate/spl.c b/board/compulab/imx8mm-cl-iot-gate/spl.c
new file mode 100644
index 0000000000..8f592457d4
--- /dev/null
+++ b/board/compulab/imx8mm-cl-iot-gate/spl.c
@@ -0,0 +1,187 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright 2019 NXP
+ * Copyright 2020 Linaro
+ */
+
+#include <common.h>
+#include <command.h>
+#include <cpu_func.h>
+#include <hang.h>
+#include <image.h>
+#include <init.h>
+#include <log.h>
+#include <spl.h>
+#include <asm/io.h>
+#include <asm/mach-imx/iomux-v3.h>
+#include <asm/arch/clock.h>
+#include <asm/arch/imx8mm_pins.h>
+#include <asm/arch/sys_proto.h>
+#include <asm/mach-imx/boot_mode.h>
+#include <asm/mach-imx/mxc_i2c.h>
+#include <asm/mach-imx/gpio.h>
+#include <asm/arch/ddr.h>
+
+#include <dm/uclass.h>
+#include <dm/device.h>
+#include <dm/uclass-internal.h>
+#include <dm/device-internal.h>
+
+#include <power/pmic.h>
+#include <power/bd71837.h>
+
+#include "ddr/ddr.h"
+
+DECLARE_GLOBAL_DATA_PTR;
+
+int spl_board_boot_device(enum boot_device boot_dev_spl)
+{
+ switch (boot_dev_spl) {
+ case SD2_BOOT:
+ case MMC2_BOOT:
+ return BOOT_DEVICE_MMC1;
+ case SD3_BOOT:
+ case MMC3_BOOT:
+ return BOOT_DEVICE_MMC2;
+ default:
+ return BOOT_DEVICE_NONE;
+ }
+}
+
+#define I2C_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_HYS | PAD_CTL_PUE | PAD_CTL_PE)
+#define PC MUX_PAD_CTRL(I2C_PAD_CTRL)
+struct i2c_pads_info i2c_pad_info1 = {
+ .scl = {
+ .i2c_mode = IMX8MM_PAD_I2C2_SCL_I2C2_SCL | PC,
+ .gpio_mode = IMX8MM_PAD_I2C2_SCL_GPIO5_IO16 | PC,
+ .gp = IMX_GPIO_NR(5, 16),
+ },
+ .sda = {
+ .i2c_mode = IMX8MM_PAD_I2C2_SDA_I2C2_SDA | PC,
+ .gpio_mode = IMX8MM_PAD_I2C2_SDA_GPIO5_IO17 | PC,
+ .gp = IMX_GPIO_NR(5, 17),
+ },
+};
+
+static void spl_dram_init(void)
+{
+ spl_dram_init_compulab();
+}
+
+void spl_board_init(void)
+{
+ puts("Normal Boot\n");
+}
+
+#ifdef CONFIG_SPL_LOAD_FIT
+int board_fit_config_name_match(const char *name)
+{
+ /* Just empty function now - can't decide what to choose */
+ debug("%s: %s\n", __func__, name);
+
+ return 0;
+}
+#endif
+
+#define UART_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_FSEL1)
+#define WDOG_PAD_CTRL (PAD_CTL_DSE6 | PAD_CTL_ODE | PAD_CTL_PUE | PAD_CTL_PE)
+
+static iomux_v3_cfg_t const uart_pads[] = {
+ IMX8MM_PAD_UART3_RXD_UART3_RX | MUX_PAD_CTRL(UART_PAD_CTRL),
+ IMX8MM_PAD_UART3_TXD_UART3_TX | MUX_PAD_CTRL(UART_PAD_CTRL),
+};
+
+static iomux_v3_cfg_t const wdog_pads[] = {
+ IMX8MM_PAD_GPIO1_IO02_WDOG1_WDOG_B | MUX_PAD_CTRL(WDOG_PAD_CTRL),
+};
+
+int board_early_init_f(void)
+{
+ struct wdog_regs *wdog = (struct wdog_regs *)WDOG1_BASE_ADDR;
+
+ imx_iomux_v3_setup_multiple_pads(wdog_pads, ARRAY_SIZE(wdog_pads));
+
+ set_wdog_reset(wdog);
+
+ imx_iomux_v3_setup_multiple_pads(uart_pads, ARRAY_SIZE(uart_pads));
+
+ return 0;
+}
+
+static int power_init_board(void)
+{
+ struct udevice *dev;
+ int ret;
+
+ ret = pmic_get("pmic at 4b", &dev);
+ if (ret == -ENODEV) {
+ puts("No pmic\n");
+ return 0;
+ }
+ if (ret != 0)
+ return ret;
+
+ /* decrease RESET key long push time from the default 10s to 10ms */
+ pmic_reg_write(dev, BD718XX_PWRONCONFIG1, 0x0);
+
+ /* unlock the PMIC regs */
+ pmic_reg_write(dev, BD718XX_REGLOCK, 0x1);
+
+ /* increase VDD_SOC to typical value 0.85v before first DRAM access */
+ pmic_reg_write(dev, BD718XX_BUCK1_VOLT_RUN, 0x0f);
+
+ /* increase VDD_DRAM to 0.975v for 3Ghz DDR */
+ pmic_reg_write(dev, BD718XX_1ST_NODVS_BUCK_VOLT, 0x83);
+
+ /* increase NVCC_DRAM_1V2 to 1.2v for DDR4 */
+ pmic_reg_write(dev, BD718XX_4TH_NODVS_BUCK_VOLT, 0x28);
+
+ /* lock the PMIC regs */
+ pmic_reg_write(dev, BD718XX_REGLOCK, 0x11);
+
+ return 0;
+}
+
+void board_init_f(ulong dummy)
+{
+ struct udevice *dev;
+ int ret;
+
+ arch_cpu_init();
+
+ board_early_init_f();
+
+ init_uart_clk(2);
+
+ timer_init();
+
+ preloader_console_init();
+
+ /* Clear the BSS. */
+ memset(__bss_start, 0, __bss_end - __bss_start);
+
+ ret = spl_early_init();
+ if (ret) {
+ debug("spl_early_init() failed: %d\n", ret);
+ hang();
+ }
+
+ ret = uclass_get_device_by_name(UCLASS_CLK,
+ "clock-controller at 30380000",
+ &dev);
+ if (ret < 0) {
+ printf("Failed to find clock node. Check device tree\n");
+ hang();
+ }
+
+ enable_tzc380();
+
+ setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
+
+ power_init_board();
+
+ /* DDR initialization */
+ spl_dram_init();
+
+ board_init_r(NULL, 0);
+}
diff --git a/configs/imx8mm-cl-iot-gate_defconfig b/configs/imx8mm-cl-iot-gate_defconfig
new file mode 100644
index 0000000000..319d72497d
--- /dev/null
+++ b/configs/imx8mm-cl-iot-gate_defconfig
@@ -0,0 +1,130 @@
+CONFIG_ARM=y
+CONFIG_SPL_SYS_ICACHE_OFF=y
+CONFIG_SPL_SYS_DCACHE_OFF=y
+CONFIG_ARCH_IMX8M=y
+CONFIG_SYS_TEXT_BASE=0x40200000
+CONFIG_SPL_GPIO_SUPPORT=y
+CONFIG_SPL_LIBCOMMON_SUPPORT=y
+CONFIG_SPL_LIBGENERIC_SUPPORT=y
+CONFIG_SYS_MALLOC_F_LEN=0x10000
+CONFIG_ENV_SIZE=0x4000
+CONFIG_ENV_OFFSET=0x4400
+CONFIG_SYS_I2C_MXC_I2C1=y
+CONFIG_SYS_I2C_MXC_I2C2=y
+CONFIG_SYS_I2C_MXC_I2C3=y
+CONFIG_DM_GPIO=y
+CONFIG_SPL_TEXT_BASE=0x7E1000
+CONFIG_TARGET_IMX8MM_CL_IOT_GATE=y
+CONFIG_SPL_MMC_SUPPORT=y
+CONFIG_SPL_SERIAL_SUPPORT=y
+CONFIG_SPL_DRIVERS_MISC_SUPPORT=y
+CONFIG_SPL=y
+CONFIG_DEFAULT_DEVICE_TREE="imx8mm-cl-iot-gate"
+CONFIG_DISTRO_DEFAULTS=y
+CONFIG_FIT=y
+CONFIG_FIT_EXTERNAL_OFFSET=0x3000
+CONFIG_SPL_LOAD_FIT=y
+CONFIG_SPL_FIT_GENERATOR="arch/arm/mach-imx/mkimage_fit_atf.sh"
+CONFIG_OF_SYSTEM_SETUP=y
+CONFIG_SYS_EXTRA_OPTIONS="IMX_CONFIG=arch/arm/mach-imx/imx8m/imximage-8mm-lpddr4.cfg"
+CONFIG_BOARD_LATE_INIT=y
+CONFIG_SPL_BOARD_INIT=y
+CONFIG_SPL_SEPARATE_BSS=y
+CONFIG_SPL_I2C_SUPPORT=y
+CONFIG_SPL_POWER_SUPPORT=y
+CONFIG_SPL_WATCHDOG_SUPPORT=y
+CONFIG_SYS_PROMPT="u-boot=> "
+CONFIG_CMD_BOOTEFI_SELFTEST=y
+CONFIG_CMD_NVEDIT_EFI=y
+CONFIG_CMD_BIND=y
+CONFIG_CMD_CLK=y
+CONFIG_CMD_FUSE=y
+CONFIG_CMD_GPIO=y
+CONFIG_CMD_GPT=y
+CONFIG_CMD_I2C=y
+CONFIG_CMD_MMC=y
+CONFIG_CMD_USB=y
+CONFIG_CMD_USB_MASS_STORAGE=y
+CONFIG_CMD_SNTP=y
+CONFIG_CMD_CACHE=y
+CONFIG_CMD_EFIDEBUG=y
+CONFIG_CMD_RTC=y
+CONFIG_CMD_TIME=y
+CONFIG_CMD_GETTIME=y
+CONFIG_CMD_TIMER=y
+CONFIG_CMD_REGULATOR=y
+CONFIG_CMD_EXT4_WRITE=y
+CONFIG_OF_CONTROL=y
+CONFIG_SPL_OF_CONTROL=y
+CONFIG_ENV_OVERWRITE=y
+CONFIG_ENV_IS_IN_MMC=y
+CONFIG_SYS_RELOC_GD_ENV_ADDR=y
+CONFIG_SYS_MMC_ENV_DEV=2
+CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG=y
+CONFIG_NET_RANDOM_ETHADDR=y
+CONFIG_SPL_DM=y
+CONFIG_SPL_CLK_COMPOSITE_CCF=y
+CONFIG_CLK_COMPOSITE_CCF=y
+CONFIG_SPL_CLK_IMX8MM=y
+CONFIG_CLK_IMX8MM=y
+CONFIG_UDP_FUNCTION_FASTBOOT=y
+CONFIG_FASTBOOT_BUF_ADDR=0x44000000
+CONFIG_FASTBOOT_BUF_SIZE=0x5000000
+CONFIG_FASTBOOT_FLASH=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=2
+CONFIG_MXC_GPIO=y
+CONFIG_DM_I2C=y
+CONFIG_SYS_I2C_MXC=y
+CONFIG_DM_KEYBOARD=y
+CONFIG_DM_MMC=y
+CONFIG_SUPPORT_EMMC_RPMB=y
+CONFIG_SUPPORT_EMMC_BOOT=y
+CONFIG_FSL_ESDHC_IMX=y
+CONFIG_DM_SPI_FLASH=y
+CONFIG_PHYLIB=y
+CONFIG_PHY_ATHEROS=y
+CONFIG_DM_ETH=y
+CONFIG_PHY_GIGE=y
+CONFIG_FEC_MXC=y
+CONFIG_MII=y
+CONFIG_PCI_ENDPOINT=y
+CONFIG_PINCTRL=y
+CONFIG_SPL_PINCTRL=y
+CONFIG_PINCTRL_IMX8M=y
+CONFIG_DM_PMIC=y
+CONFIG_DM_PMIC_BD71837=y
+CONFIG_SPL_DM_PMIC_BD71837=y
+CONFIG_DM_REGULATOR=y
+CONFIG_DM_REGULATOR_BD71837=y
+CONFIG_DM_REGULATOR_FIXED=y
+CONFIG_DM_REGULATOR_GPIO=y
+CONFIG_DM_RTC=y
+CONFIG_RTC_EMULATION=y
+CONFIG_MXC_UART=y
+CONFIG_SPI=y
+CONFIG_DM_SPI=y
+CONFIG_SYSRESET=y
+CONFIG_SPL_SYSRESET=y
+CONFIG_SYSRESET_PSCI=y
+CONFIG_SYSRESET_WATCHDOG=y
+CONFIG_DM_THERMAL=y
+CONFIG_USB=y
+CONFIG_DM_USB=y
+CONFIG_USB_EHCI_HCD=y
+CONFIG_USB_EHCI_GENERIC=y
+CONFIG_USB_GADGET=y
+CONFIG_USB_GADGET_MANUFACTURER="FSL"
+CONFIG_USB_GADGET_VENDOR_NUM=0x0525
+CONFIG_USB_GADGET_PRODUCT_NUM=0xa4a5
+CONFIG_CI_UDC=y
+CONFIG_SDP_LOADADDR=0x40400000
+CONFIG_USB_GADGET_DOWNLOAD=y
+CONFIG_USB_HOST_ETHER=y
+CONFIG_USB_ETHER_ASIX88179=y
+CONFIG_IMX_WATCHDOG=y
+CONFIG_SPL_TINY_MEMSET=y
+CONFIG_LZO=y
+CONFIG_BZIP2=y
+CONFIG_OF_LIBFDT_OVERLAY=y
+CONFIG_EFI_SET_TIME=y
+CONFIG_EFI_SECURE_BOOT=y
diff --git a/include/configs/imx8mm-cl-iot-gate.h b/include/configs/imx8mm-cl-iot-gate.h
new file mode 100644
index 0000000000..3ebddff89b
--- /dev/null
+++ b/include/configs/imx8mm-cl-iot-gate.h
@@ -0,0 +1,190 @@
+/* SPDX-License-Identifier: GPL-2.0+ */
+/*
+ * Copyright 2019 NXP
+ */
+
+#ifndef __IMX8MM_CL_IOT_GATE_H
+#define __IMX8MM_CL_IOT_GATE_H
+
+#include <linux/sizes.h>
+#include <linux/stringify.h>
+#include <asm/arch/imx-regs.h>
+#include <config_distro_bootcmd.h>
+
+#define CONFIG_SYS_BOOTM_LEN (32 * SZ_1M)
+#define CONFIG_SPL_MAX_SIZE (148 * 1024)
+#define CONFIG_SYS_MONITOR_LEN SZ_512K
+#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR
+#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300
+#define CONFIG_SYS_UBOOT_BASE \
+ (QSPI0_AMBA_BASE + CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR * 512)
+
+#ifdef CONFIG_SPL_BUILD
+#define CONFIG_SPL_STACK 0x920000
+#define CONFIG_SPL_BSS_START_ADDR 0x910000
+#define CONFIG_SPL_BSS_MAX_SIZE SZ_8K /* 8 KB */
+#define CONFIG_SYS_SPL_MALLOC_START 0x42200000
+#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_512K /* 512 KB */
+
+/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
+#define CONFIG_MALLOC_F_ADDR 0x912000
+/* For RAW image gives a error info not panic */
+#define CONFIG_SPL_ABORT_ON_RAW_IMAGE
+
+#endif
+
+#if CONFIG_IS_ENABLED(CMD_MMC)
+# define BOOT_TARGET_MMC(func) \
+ func(MMC, mmc, 2) \
+ func(MMC, mmc, 0)
+#else
+# define BOOT_TARGET_MMC(func)
+#endif
+
+#if CONFIG_IS_ENABLED(CMD_USB)
+# define BOOT_TARGET_USB(func) func(USB, usb, 0)
+#else
+# define BOOT_TARGET_USB(func)
+#endif
+
+#if CONFIG_IS_ENABLED(CMD_PXE)
+# define BOOT_TARGET_PXE(func) func(PXE, pxe, na)
+#else
+# define BOOT_TARGET_PXE(func)
+#endif
+
+#if CONFIG_IS_ENABLED(CMD_DHCP)
+# define BOOT_TARGET_DHCP(func) func(DHCP, dhcp, na)
+#else
+# define BOOT_TARGET_DHCP(func)
+#endif
+
+#define BOOT_TARGET_DEVICES(func) \
+ BOOT_TARGET_USB(func) \
+ BOOT_TARGET_MMC(func) \
+ BOOT_TARGET_PXE(func) \
+ BOOT_TARGET_DHCP(func)
+
+/* Initial environment variables */
+#define CONFIG_EXTRA_ENV_SETTINGS \
+ BOOTENV \
+ "script=boot.scr\0" \
+ "image=Image\0" \
+ "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200\0" \
+ "fdt_addr=0x43000000\0" \
+ "fdt_addr_r=0x43000000\0" \
+ "boot_fit=no\0" \
+ "fdt_file=sb-iotgimx8.dtb\0" \
+ "fdtfile=sb-iotgimx8.dtb\0" \
+ "initrd_addr=0x43800000\0" \
+ "bootm_size=0x10000000\0" \
+ "mmcdev=" __stringify(CONFIG_SYS_MMC_ENV_DEV) "\0" \
+ "mmcpart=" __stringify(CONFIG_SYS_MMC_IMG_LOAD_PART) "\0" \
+ "mmcroot=" CONFIG_MMCROOT " rootwait rw\0" \
+ "mmcautodetect=yes\0" \
+ "mmcargs=setenv bootargs console=${console} root=${mmcroot}\0 " \
+ "loadbootscript=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
+ "bootscript=echo Running bootscript from mmc ...; " \
+ "source\0" \
+ "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
+ "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
+ "kernel_addr_r=0x40480000\0" \
+ "mmcboot=echo Booting from mmc ...; " \
+ "run mmcargs; " \
+ "if test ${boot_fit} = yes || test ${boot_fit} = try; then " \
+ "bootm ${loadaddr}; " \
+ "else " \
+ "if run loadfdt; then " \
+ "booti ${loadaddr} - ${fdt_addr}; " \
+ "else " \
+ "echo WARN: Cannot load the DT; " \
+ "fi; " \
+ "fi;\0" \
+ "netargs=setenv bootargs console=${console} " \
+ "root=/dev/nfs " \
+ "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
+ "netboot=echo Booting from net ...; " \
+ "run netargs; " \
+ "if test ${ip_dyn} = yes; then " \
+ "setenv get_cmd dhcp; " \
+ "else " \
+ "setenv get_cmd tftp; " \
+ "fi; " \
+ "${get_cmd} ${loadaddr} ${image}; " \
+ "if test ${boot_fit} = yes || test ${boot_fit} = try; then " \
+ "bootm ${loadaddr}; " \
+ "else " \
+ "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
+ "booti ${loadaddr} - ${fdt_addr}; " \
+ "else " \
+ "echo WARN: Cannot load the DT; " \
+ "fi; " \
+ "fi;\0"
+
+#ifndef CONFIG_BOOTCOMMAND
+#define CONFIG_BOOTCOMMAND \
+ "mmc dev ${mmcdev}; if mmc rescan; then " \
+ "if run loadbootscript; then " \
+ "run bootscript; " \
+ "else " \
+ "if run loadimage; then " \
+ "run mmcboot; " \
+ "else run netboot; " \
+ "fi; " \
+ "fi; " \
+ "fi;"
+#endif
+
+/* Link Definitions */
+#define CONFIG_LOADADDR 0x40480000
+
+#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
+
+#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
+#define CONFIG_SYS_INIT_RAM_SIZE 0x80000
+#define CONFIG_SYS_INIT_SP_OFFSET \
+ (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
+#define CONFIG_SYS_INIT_SP_ADDR \
+ (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
+
+#define CONFIG_MMCROOT "/dev/mmcblk1p2" /* USDHC2 */
+
+/* Size of malloc() pool */
+#define CONFIG_SYS_MALLOC_LEN SZ_32M
+
+#define CONFIG_SYS_SDRAM_BASE 0x40000000
+#define PHYS_SDRAM 0x40000000
+#define PHYS_SDRAM_SIZE 0x80000000 /* 2GB DDR */
+
+#define CONFIG_MXC_UART_BASE UART3_BASE_ADDR
+
+/* Monitor Command Prompt */
+#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
+#define CONFIG_SYS_CBSIZE 2048
+#define CONFIG_SYS_MAXARGS 64
+#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
+#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
+ sizeof(CONFIG_SYS_PROMPT) + 16)
+
+/* USDHC */
+#define CONFIG_FSL_USDHC
+
+#define CONFIG_SYS_FSL_USDHC_NUM 2
+#define CONFIG_SYS_FSL_ESDHC_ADDR 0
+
+#define CONFIG_SYS_MMC_IMG_LOAD_PART 1
+
+#define CONFIG_SYS_I2C_SPEED 100000
+
+#define CONFIG_ETHPRIME "FEC"
+
+#define CONFIG_FEC_XCV_TYPE RGMII
+#define CONFIG_FEC_MXC_PHYADDR 0
+#define FEC_QUIRK_ENET_MAC
+
+#define IMX_FEC_BASE 0x30BE0000
+
+/* USB */
+#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
+
+#endif
--
2.29.2
^ permalink raw reply related [flat|nested] 4+ messages in thread
* [PATCH v3 1/2] arm: dts: add imx8mm-cl-iot-gate dts file
2020-12-06 19:43 ` [PATCH v3 1/2] arm: dts: add imx8mm-cl-iot-gate dts file Ying-Chun Liu
@ 2020-12-06 22:15 ` Peter Robinson
0 siblings, 0 replies; 4+ messages in thread
From: Peter Robinson @ 2020-12-06 22:15 UTC (permalink / raw)
To: u-boot
On Sun, Dec 6, 2020 at 7:43 PM Ying-Chun Liu <grandpaul@gmail.com> wrote:
>
> From: "Ying-Chun Liu (PaulLiu)" <paul.liu@linaro.org>
>
> Add board dts for imx8mm-cl-iot-gate
>
> Signed-off-by: Kirill Kapranov <kirill.kapranov@compulab.co.il>
> Signed-off-by: Uri Mashiach <uri.mashiach@compulab.co.il>
> Signed-off-by: Valentin Raevsky <valentin@compulab.co.il>
> Signed-off-by: Ying-Chun Liu (PaulLiu) <paul.liu@linaro.org>
> Cc: Peter Robinson <pbrobinson@gmail.com>
> ---
What's changed since the last version. You should put a change log at
this point.
> arch/arm/dts/Makefile | 2 +
> arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi | 131 +++++
> arch/arm/dts/imx8mm-cl-iot-gate.dts | 550 ++++++++++++++++++++
> 3 files changed, 683 insertions(+)
> create mode 100644 arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
> create mode 100644 arch/arm/dts/imx8mm-cl-iot-gate.dts
>
> diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
> index e2e8a5fb7a..d00ecb88e0 100644
> --- a/arch/arm/dts/Makefile
> +++ b/arch/arm/dts/Makefile
> @@ -1003,6 +1003,8 @@ dtb-$(CONFIG_TARGET_DURIAN) += phytium-durian.dtb
>
> dtb-$(CONFIG_TARGET_PRESIDIO_ASIC) += ca-presidio-engboard.dtb
>
> +dtb-$(CONFIG_TARGET_IMX8MM_CL_IOT_GATE) += imx8mm-cl-iot-gate.dtb
> +
> targets += $(dtb-y)
>
> # Add any required device tree compiler flags here
> diff --git a/arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi b/arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
> new file mode 100644
> index 0000000000..a36147eb11
> --- /dev/null
> +++ b/arch/arm/dts/imx8mm-cl-iot-gate-u-boot.dtsi
> @@ -0,0 +1,131 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * Copyright 2019 NXP
> + */
> +
> +/ {
> + wdt-reboot {
> + compatible = "wdt-reboot";
> + wdt = <&wdog1>;
> + u-boot,dm-spl;
> + };
> +};
> +
> +&{/soc at 0} {
> + u-boot,dm-pre-reloc;
> + u-boot,dm-spl;
> +};
> +
> +&clk {
> + u-boot,dm-spl;
> + u-boot,dm-pre-reloc;
> + /delete-property/ assigned-clocks;
> + /delete-property/ assigned-clock-parents;
> + /delete-property/ assigned-clock-rates;
> +};
> +
> +&osc_24m {
> + u-boot,dm-spl;
> + u-boot,dm-pre-reloc;
> +};
> +
> +&aips1 {
> + u-boot,dm-spl;
> + u-boot,dm-pre-reloc;
> +};
> +
> +&aips2 {
> + u-boot,dm-spl;
> +};
> +
> +&aips3 {
> + u-boot,dm-spl;
> +};
> +
> +&iomuxc {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_reg_usdhc2_vmmc {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_uart3 {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_usdhc2_gpio {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_usdhc2 {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_usdhc3 {
> + u-boot,dm-spl;
> +};
> +
> +&gpio1 {
> + u-boot,dm-spl;
> +};
> +
> +&gpio2 {
> + u-boot,dm-spl;
> +};
> +
> +&gpio3 {
> + u-boot,dm-spl;
> +};
> +
> +&gpio4 {
> + u-boot,dm-spl;
> +};
> +
> +&gpio5 {
> + u-boot,dm-spl;
> +};
> +
> +&uart3 {
> + u-boot,dm-spl;
> +};
> +
> +&usdhc1 {
> + u-boot,dm-spl;
> +};
> +
> +&usdhc2 {
> + u-boot,dm-spl;
> +};
> +
> +&usdhc3 {
> + u-boot,dm-spl;
> +};
> +
> +&i2c2 {
> + u-boot,dm-spl;
> +};
> +
> +&{/soc at 0/bus at 30800000/i2c at 30a30000/pmic at 4b} {
> + u-boot,dm-spl;
> +};
> +
> +&{/soc at 0/bus at 30800000/i2c at 30a30000/pmic at 4b/regulators} {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_i2c2 {
> + u-boot,dm-spl;
> +};
> +
> +&pinctrl_pmic {
> + u-boot,dm-spl;
> +};
> +
> +&fec1 {
> + phy-reset-gpios = <&gpio4 22 GPIO_ACTIVE_LOW>;
> +};
> +
> +&wdog1 {
> + u-boot,dm-spl;
> +};
> diff --git a/arch/arm/dts/imx8mm-cl-iot-gate.dts b/arch/arm/dts/imx8mm-cl-iot-gate.dts
> new file mode 100644
> index 0000000000..82e9c0f40b
> --- /dev/null
> +++ b/arch/arm/dts/imx8mm-cl-iot-gate.dts
> @@ -0,0 +1,550 @@
> +// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
> +/*
> + * Copyright 2019 NXP
> + */
> +
> +/dts-v1/;
> +
> +#include <dt-bindings/usb/pd.h>
> +#include "imx8mm.dtsi"
> +
> +/ {
> + model = "CompuLab IOT-GATE-iMX8";
> + compatible = "sb-iotgimx8", "cpl,ucm-imx8m-mini", "fsl,imx8mm-evk", "fsl,imx8mm";
> +
> + chosen {
> + bootargs = "console=ttymxc2,115200 earlycon=ec_imx6q,0x30880000,115200";
> + stdout-path = &uart3;
> + };
> +
> + reg_vusb_5v: regulator-usdhc2 {
> + compatible = "regulator-fixed";
> + regulator-name = "VUSB_5V";
> + regulator-min-microvolt = <5000000>;
> + regulator-max-microvolt = <5000000>;
> + gpio = <&gpio4 28 GPIO_ACTIVE_HIGH>;
> + regulator-boot-on;
> + enable-active-high;
> + };
> +
> + reg_usdhc2_vqmmc: regulator-usdhc2_1v8 {
> + compatible = "regulator-fixed";
> + regulator-name = "usdhc2_1v8";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <1800000>;
> + regulator-always-on;
> + };
> +
> + reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
> + compatible = "regulator-fixed";
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>;
> + regulator-name = "VSD_3V3";
> + regulator-min-microvolt = <3300000>;
> + regulator-max-microvolt = <3300000>;
> + gpio = <&gpio2 19 GPIO_ACTIVE_HIGH>;
> + enable-active-high;
> + startup-delay-us = <100>;
> + off-on-delay-us = <12000>;
> + };
> +};
> +
> +&A53_0 {
> + cpu-supply = <&buck2_reg>;
> +};
> +
> +&fec1 {
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_fec1>;
> + phy-mode = "rgmii-id";
> + phy-handle = <ðphy0>;
> + fsl,magic-packet;
> + status = "okay";
> +
> + mdio {
> + #address-cells = <1>;
> + #size-cells = <0>;
> +
> + ethphy0: ethernet-phy at 0 {
> + compatible = "ethernet-phy-ieee802.3-c22";
> + reg = <0>;
> + at803x,led-act-blind-workaround;
> + at803x,eee-okay;
> + at803x,vddio-1p8v;
> + };
> + };
> +};
> +
> +&i2c1 {
> + clock-frequency = <400000>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_i2c1>;
> + status = "okay";
> +};
> +
> +&i2c2 {
> + clock-frequency = <400000>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_i2c2>;
> + status = "okay";
> +
> + pmic at 4b {
> + compatible = "rohm,bd71837";
> + reg = <0x4b>;
> + pinctrl-0 = <&pinctrl_pmic>;
> + gpio_intr = <&gpio1 3 GPIO_ACTIVE_LOW>;
> + interrupt-parent = <&gpio1>;
> + interrupts = <3 GPIO_ACTIVE_LOW>;
> +
> + gpo {
> + rohm,drv = <0x0C>; /* 0b0000_1100 all gpos with cmos output mode */
> + };
> +
> + regulators {
> + bd71837,pmic-buck2-uses-i2c-dvs;
> + bd71837,pmic-buck2-dvs-voltage = <1000000>,
> + <900000>,
> + <0>; /* VDD_ARM: Run-Idle */
> + buck1_reg: BUCK1 {
> + regulator-name = "BUCK1";
> + regulator-min-microvolt = <700000>;
> + regulator-max-microvolt = <1300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + regulator-ramp-delay = <1250>;
> + };
> +
> + buck2_reg: BUCK2 {
> + regulator-name = "BUCK2";
> + regulator-min-microvolt = <700000>;
> + regulator-max-microvolt = <1300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + regulator-ramp-delay = <1250>;
> + };
> +
> + buck3_reg: BUCK3 {
> + regulator-name = "BUCK3";
> + regulator-min-microvolt = <700000>;
> + regulator-max-microvolt = <1350000>;
> + };
> +
> + buck4_reg: BUCK4 {
> + regulator-name = "BUCK4";
> + regulator-min-microvolt = <700000>;
> + regulator-max-microvolt = <1350000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + buck5_reg: BUCK5 {
> + regulator-name = "BUCK5";
> + regulator-min-microvolt = <700000>;
> + regulator-max-microvolt = <1350000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + buck6_reg: BUCK6 {
> + regulator-name = "BUCK6";
> + regulator-min-microvolt = <3000000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + buck7_reg: BUCK7 {
> + regulator-name = "BUCK7";
> + regulator-min-microvolt = <1605000>;
> + regulator-max-microvolt = <1995000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + buck8_reg: BUCK8 {
> + regulator-name = "BUCK8";
> + regulator-min-microvolt = <800000>;
> + regulator-max-microvolt = <1400000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo1_reg: LDO1 {
> + regulator-name = "LDO1";
> + regulator-min-microvolt = <3000000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo2_reg: LDO2 {
> + regulator-name = "LDO2";
> + regulator-min-microvolt = <900000>;
> + regulator-max-microvolt = <900000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo3_reg: LDO3 {
> + regulator-name = "LDO3";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo4_reg: LDO4 {
> + regulator-name = "LDO4";
> + regulator-min-microvolt = <900000>;
> + regulator-max-microvolt = <1800000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo5_reg: LDO5 {
> + regulator-name = "LDO5";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <3300000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo6_reg: LDO6 {
> + regulator-name = "LDO6";
> + regulator-min-microvolt = <900000>;
> + regulator-max-microvolt = <1800000>;
> + regulator-boot-on;
> + regulator-always-on;
> + };
> +
> + ldo7_reg: LDO7 {
> + regulator-name = "LDO7";
> + regulator-min-microvolt = <1800000>;
> + regulator-max-microvolt = <3300000>;
> + };
> + };
> + };
> +
> + ptn5110: tcpc at 50 {
> + compatible = "nxp,ptn5110";
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_typec1>;
> + reg = <0x50>;
> + interrupt-parent = <&gpio2>;
> + interrupts = <11 8>;
> + status = "okay";
> +
> + port {
> + typec1_dr_sw: endpoint {
> + remote-endpoint = <&usb1_drd_sw>;
> + };
> + };
> +
> + typec1_con: connector {
> + compatible = "usb-c-connector";
> + label = "USB-C";
> + power-role = "dual";
> + data-role = "dual";
> + try-power-role = "sink";
> + source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>;
> + sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)
> + PDO_VAR(5000, 20000, 3000)>;
> + op-sink-microwatt = <15000000>;
> + self-powered;
> + };
> + };
> +};
> +
> +&i2c3 {
> + clock-frequency = <400000>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_i2c3>;
> + status = "disabled";
> +};
> +
> +&i2c4 {/* Expansion connector I2C */
> + clock-frequency = <100000>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_i2c4>;
> + status = "okay";
> +
> + pca9555: gpio at 22 {
> + compatible = "nxp,pca9555";
> + reg = <0x22>;
> + gpio-controller;
> + #gpio-cells = <2>;
> + };
> +};
> +
> +&snvs_pwrkey {
> + status = "okay";
> +};
> +
> +&uart3 { /* console */
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_uart3>;
> + status = "okay";
> +};
> +
> +&usbotg1 {
> + dr_mode = "host";
> + hnp-disable;
> + srp-disable;
> + adp-disable;
> + usb-role-switch;
> + vbus-supply = <®_vusb_5v>;
> + status = "okay";
> +
> + port {
> + usb1_drd_sw: endpoint {
> + remote-endpoint = <&typec1_dr_sw>;
> + };
> + };
> +};
> +
> +&usbotg2 {
> + dr_mode = "host";
> + status = "okay";
> +};
> +
> +&usdhc2 {
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
> + pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
> + pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
> + cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
> + bus-width = <4>;
> + fsl,wp-controller;
> + vmmc-supply = <®_usdhc2_vmmc>;
> + no-1-8-v;
> + mmc-ddr-1_8v;
> + non-removable;
> + vqmmc-supply = <®_usdhc2_vqmmc>;
> + status = "okay";
> +};
> +
> +&usdhc3 {
> + pinctrl-names = "default", "state_100mhz", "state_200mhz";
> + pinctrl-0 = <&pinctrl_usdhc3>;
> + pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
> + pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
> + bus-width = <8>;
> + non-removable;
> + status = "okay";
> +};
> +
> +&wdog1 {
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_wdog>;
> + fsl,ext-reset-output;
> + status = "okay";
> +};
> +
> +&iomuxc {
> + pinctrl-names = "default";
> +
> + pinctrl_hog: hoggrp {
> + fsl,pins = <
> + /* USB VBUS enable GPIO */
> + MX8MM_IOMUXC_SAI3_RXFS_GPIO4_IO28 0x00
> + >;
> + };
> +
> + pinctrl_hog_1: hoggrp-1 {
> + fsl,pins = <
> + MX8MM_IOMUXC_GPIO1_IO08_GPIO1_IO8 0x19
> + MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x140
> + MX8MM_IOMUXC_GPIO1_IO15_GPIO1_IO15 0x140
> + >;
> + };
> +
> + pinctrl_fec1: fec1grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_ENET_MDC_ENET1_MDC 0x3
> + MX8MM_IOMUXC_ENET_MDIO_ENET1_MDIO 0x3
> + MX8MM_IOMUXC_ENET_TD3_ENET1_RGMII_TD3 0x1f
> + MX8MM_IOMUXC_ENET_TD2_ENET1_RGMII_TD2 0x1f
> + MX8MM_IOMUXC_ENET_TD1_ENET1_RGMII_TD1 0x1f
> + MX8MM_IOMUXC_ENET_TD0_ENET1_RGMII_TD0 0x1f
> + MX8MM_IOMUXC_ENET_RD3_ENET1_RGMII_RD3 0x91
> + MX8MM_IOMUXC_ENET_RD2_ENET1_RGMII_RD2 0x91
> + MX8MM_IOMUXC_ENET_RD1_ENET1_RGMII_RD1 0x91
> + MX8MM_IOMUXC_ENET_RD0_ENET1_RGMII_RD0 0x91
> + MX8MM_IOMUXC_ENET_TXC_ENET1_RGMII_TXC 0x1f
> + MX8MM_IOMUXC_ENET_RXC_ENET1_RGMII_RXC 0x91
> + MX8MM_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL 0x91
> + MX8MM_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL 0x1f
> + MX8MM_IOMUXC_SAI2_RXC_GPIO4_IO22 0x19
> + >;
> + };
> +
> + pinctrl_flexspi0: flexspi0grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_NAND_ALE_QSPI_A_SCLK 0x1c4
> + MX8MM_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B 0x84
> + MX8MM_IOMUXC_NAND_DATA00_QSPI_A_DATA0 0x84
> + MX8MM_IOMUXC_NAND_DATA01_QSPI_A_DATA1 0x84
> + MX8MM_IOMUXC_NAND_DATA02_QSPI_A_DATA2 0x84
> + MX8MM_IOMUXC_NAND_DATA03_QSPI_A_DATA3 0x84
> + >;
> + };
> +
> + pinctrl_i2c1: i2c1grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_I2C1_SCL_I2C1_SCL 0x400001c3
> + MX8MM_IOMUXC_I2C1_SDA_I2C1_SDA 0x400001c3
> + >;
> + };
> +
> + pinctrl_i2c2: i2c2grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_I2C2_SCL_I2C2_SCL 0x400001c3
> + MX8MM_IOMUXC_I2C2_SDA_I2C2_SDA 0x400001c3
> + >;
> + };
> +
> + pinctrl_i2c3: i2c3grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_I2C3_SCL_I2C3_SCL 0x400001c3
> + MX8MM_IOMUXC_I2C3_SDA_I2C3_SDA 0x400001c3
> + >;
> + };
> +
> + pinctrl_i2c4: i2c4grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_I2C4_SCL_I2C4_SCL 0x400001c3
> + MX8MM_IOMUXC_I2C4_SDA_I2C4_SDA 0x400001c3
> + >;
> + };
> +
> + pinctrl_pmic: pmicirq {
> + fsl,pins = <
> + MX8MM_IOMUXC_GPIO1_IO03_GPIO1_IO3 0x41
> + >;
> + };
> +
> + pinctrl_typec1: typec1grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_SD1_STROBE_GPIO2_IO11 0x159
> + >;
> + };
> +
> + pinctrl_uart3: uart1grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_UART3_RXD_UART3_DCE_RX 0x49
> + MX8MM_IOMUXC_UART3_TXD_UART3_DCE_TX 0x49
> + >;
> + };
> +
> + pinctrl_uart4: uart4grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_ECSPI2_MISO_UART4_DCE_CTS_B 0x49
> + MX8MM_IOMUXC_ECSPI2_MOSI_UART4_DCE_TX 0x49
> + MX8MM_IOMUXC_ECSPI2_SS0_UART4_DCE_RTS_B 0x49
> + MX8MM_IOMUXC_ECSPI2_SCLK_UART4_DCE_RX 0x49
> + >;
> + };
> +
> + pinctrl_reg_usdhc2_vmmc: regusdhc2vmmc {
> + fsl,pins = <
> + MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
> + >;
> + };
> +
> + pinctrl_usdhc2_gpio: usdhc2grpgpio {
> + fsl,pins = <
> + MX8MM_IOMUXC_SD2_RESET_B_GPIO2_IO19 0x41
> + >;
> + };
> +
> + pinctrl_usdhc2: usdhc2grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x190
> + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d0
> + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d0
> + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d0
> + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d0
> + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d0
> + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
> + >;
> + };
> +
> + pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
> + fsl,pins = <
> + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x194
> + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d4
> + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d4
> + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d4
> + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d4
> + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d4
> + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
> + >;
> + };
> +
> + pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
> + fsl,pins = <
> + MX8MM_IOMUXC_SD2_CLK_USDHC2_CLK 0x196
> + MX8MM_IOMUXC_SD2_CMD_USDHC2_CMD 0x1d6
> + MX8MM_IOMUXC_SD2_DATA0_USDHC2_DATA0 0x1d6
> + MX8MM_IOMUXC_SD2_DATA1_USDHC2_DATA1 0x1d6
> + MX8MM_IOMUXC_SD2_DATA2_USDHC2_DATA2 0x1d6
> + MX8MM_IOMUXC_SD2_DATA3_USDHC2_DATA3 0x1d6
> + MX8MM_IOMUXC_GPIO1_IO04_USDHC2_VSELECT 0x1d0
> + >;
> + };
> +
> + pinctrl_usdhc3: usdhc3grp {
> + fsl,pins = <
> + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000190
> + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d0
> + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d0
> + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d0
> + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d0
> + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d0
> + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d0
> + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d0
> + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d0
> + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d0
> + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x190
> + >;
> + };
> +
> + pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
> + fsl,pins = <
> + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000194
> + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d4
> + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d4
> + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d4
> + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d4
> + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d4
> + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d4
> + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d4
> + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d4
> + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d4
> + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x194
> + >;
> + };
> +
> + pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
> + fsl,pins = <
> + MX8MM_IOMUXC_NAND_WE_B_USDHC3_CLK 0x40000196
> + MX8MM_IOMUXC_NAND_WP_B_USDHC3_CMD 0x1d6
> + MX8MM_IOMUXC_NAND_DATA04_USDHC3_DATA0 0x1d6
> + MX8MM_IOMUXC_NAND_DATA05_USDHC3_DATA1 0x1d6
> + MX8MM_IOMUXC_NAND_DATA06_USDHC3_DATA2 0x1d6
> + MX8MM_IOMUXC_NAND_DATA07_USDHC3_DATA3 0x1d6
> + MX8MM_IOMUXC_NAND_RE_B_USDHC3_DATA4 0x1d6
> + MX8MM_IOMUXC_NAND_CE2_B_USDHC3_DATA5 0x1d6
> + MX8MM_IOMUXC_NAND_CE3_B_USDHC3_DATA6 0x1d6
> + MX8MM_IOMUXC_NAND_CLE_USDHC3_DATA7 0x1d6
> + MX8MM_IOMUXC_NAND_CE1_B_USDHC3_STROBE 0x196
> + >;
> + };
> +
> + pinctrl_wdog: wdoggrp {
> + fsl,pins = <
> + MX8MM_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B 0xc6
> + >;
> + };
> +};
> +
> --
> 2.29.2
>
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2020-12-06 22:15 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2020-12-06 19:43 [PATCH v3 0/2] add support for Compulab iot-gate-imx8 Ying-Chun Liu
2020-12-06 19:43 ` [PATCH v3 1/2] arm: dts: add imx8mm-cl-iot-gate dts file Ying-Chun Liu
2020-12-06 22:15 ` Peter Robinson
2020-12-06 19:43 ` [PATCH v3 2/2] arm: imx8m: add support for Compulab iot-gate-imx8 (imx8mm-cl-iot-gate) Ying-Chun Liu
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.