[linux-next:master 3095/13205] drivers/gpu/drm/bridge/lontium-lt9611uxc.c:672 lt9611uxc_firmware_write_page() warn: right shifting more than type allows 16 vs 16

[linux-next:master 3095/13205] drivers/gpu/drm/bridge/lontium-lt9611uxc.c:672 lt9611uxc_firmware_write_page() warn: right shifting more than type allows 16 vs 16

[kernel test robot]

[-- Attachment #1: Type: text/plain, Size: 5171 bytes --]

CC: kbuild-all(a)lists.01.org
CC: Linux Memory Management List <linux-mm@kvack.org>
TO: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
CC: Sam Ravnborg <sam@ravnborg.org>

tree:   https://git.kernel.org/pub/scm/linux/kernel/git/next/linux-next.git master
head:   3cc2bd440f2171f093b3a8480a4b54d8c270ed38
commit: 0cbbd5b1a012cdc324187889956ff2632025cb17 [3095/13205] drm: bridge: add support for lontium LT9611UXC bridge
:::::: branch date: 2 days ago
:::::: commit date: 5 weeks ago
config: i386-randconfig-m021-20201213 (attached as .config)
compiler: gcc-9 (Debian 9.3.0-15) 9.3.0

If you fix the issue, kindly add following tag as appropriate
Reported-by: kernel test robot <lkp@intel.com>
Reported-by: Dan Carpenter <dan.carpenter@oracle.com>

smatch warnings:
drivers/gpu/drm/bridge/lontium-lt9611uxc.c:672 lt9611uxc_firmware_write_page() warn: right shifting more than type allows 16 vs 16
drivers/gpu/drm/bridge/lontium-lt9611uxc.c:694 lt9611uxc_firmware_read_page() warn: right shifting more than type allows 16 vs 16

vim +672 drivers/gpu/drm/bridge/lontium-lt9611uxc.c

0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  657  
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  658  #define LT9611UXC_FW_PAGE_SIZE 32
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  659  static void lt9611uxc_firmware_write_page(struct lt9611uxc *lt9611uxc, u16 addr, const u8 *buf)
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  660  {
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  661  	struct reg_sequence seq_write_prepare[] = {
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  662  		REG_SEQ0(0x805a, 0x04),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  663  		REG_SEQ0(0x805a, 0x00),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  664  
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  665  		REG_SEQ0(0x805e, 0xdf),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  666  		REG_SEQ0(0x805a, 0x20),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  667  		REG_SEQ0(0x805a, 0x00),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  668  		REG_SEQ0(0x8058, 0x21),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  669  	};
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  670  
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  671  	struct reg_sequence seq_write_addr[] = {
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02 @672  		REG_SEQ0(0x805b, (addr >> 16) & 0xff),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  673  		REG_SEQ0(0x805c, (addr >> 8) & 0xff),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  674  		REG_SEQ0(0x805d, addr & 0xff),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  675  		REG_SEQ0(0x805a, 0x10),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  676  		REG_SEQ0(0x805a, 0x00),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  677  	};
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  678  
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  679  	regmap_write(lt9611uxc->regmap, 0x8108, 0xbf);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  680  	msleep(20);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  681  	regmap_write(lt9611uxc->regmap, 0x8108, 0xff);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  682  	msleep(20);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  683  	regmap_multi_reg_write(lt9611uxc->regmap, seq_write_prepare, ARRAY_SIZE(seq_write_prepare));
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  684  	regmap_noinc_write(lt9611uxc->regmap, 0x8059, buf, LT9611UXC_FW_PAGE_SIZE);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  685  	regmap_multi_reg_write(lt9611uxc->regmap, seq_write_addr, ARRAY_SIZE(seq_write_addr));
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  686  	msleep(20);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  687  }
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  688  
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  689  static void lt9611uxc_firmware_read_page(struct lt9611uxc *lt9611uxc, u16 addr, char *buf)
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  690  {
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  691  	struct reg_sequence seq_read_page[] = {
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  692  		REG_SEQ0(0x805a, 0xa0),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  693  		REG_SEQ0(0x805a, 0x80),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02 @694  		REG_SEQ0(0x805b, (addr >> 16) & 0xff),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  695  		REG_SEQ0(0x805c, (addr >> 8) & 0xff),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  696  		REG_SEQ0(0x805d, addr & 0xff),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  697  		REG_SEQ0(0x805a, 0x90),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  698  		REG_SEQ0(0x805a, 0x80),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  699  		REG_SEQ0(0x8058, 0x21),
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  700  	};
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  701  
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  702  	regmap_multi_reg_write(lt9611uxc->regmap, seq_read_page, ARRAY_SIZE(seq_read_page));
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  703  	regmap_noinc_read(lt9611uxc->regmap, 0x805f, buf, LT9611UXC_FW_PAGE_SIZE);
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  704  }
0cbbd5b1a012cd Dmitry Baryshkov 2020-11-02  705  

---
0-DAY CI Kernel Test Service, Intel Corporation
https://lists.01.org/hyperkitty/list/kbuild-all(a)lists.01.org

[-- Attachment #2: config.gz --]
[-- Type: application/gzip, Size: 34580 bytes --]