All of lore.kernel.org
 help / color / mirror / Atom feed
From: Quentin Perret <qperret@google.com>
To: catalin.marinas@arm.com, will@kernel.org, maz@kernel.org,
	james.morse@arm.com, julien.thierry.kdev@gmail.com,
	suzuki.poulose@arm.com
Cc: android-kvm@google.com, linux-kernel@vger.kernel.org,
	kernel-team@android.com, kvmarm@lists.cs.columbia.edu,
	linux-arm-kernel@lists.infradead.org, tabba@google.com,
	mark.rutland@arm.com, dbrazdil@google.com, mate.toth-pal@arm.com,
	seanjc@google.com, qperret@google.com, robh+dt@kernel.org,
	ardb@kernel.org
Subject: [PATCH v4 15/34] arm64: asm: Provide set_sctlr_el2 macro
Date: Wed, 10 Mar 2021 17:57:32 +0000	[thread overview]
Message-ID: <20210310175751.3320106-16-qperret@google.com> (raw)
In-Reply-To: <20210310175751.3320106-1-qperret@google.com>

We will soon need to turn the EL2 stage 1 MMU on and off in nVHE
protected mode, so refactor the set_sctlr_el1 macro to make it usable
for that purpose.

Signed-off-by: Quentin Perret <qperret@google.com>
---
 arch/arm64/include/asm/assembler.h | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/include/asm/assembler.h b/arch/arm64/include/asm/assembler.h
index ca31594d3d6c..fb651c1f26e9 100644
--- a/arch/arm64/include/asm/assembler.h
+++ b/arch/arm64/include/asm/assembler.h
@@ -676,11 +676,11 @@ USER(\label, ic	ivau, \tmp2)			// invalidate I line PoU
 	.endm
 
 /*
- * Set SCTLR_EL1 to the passed value, and invalidate the local icache
+ * Set SCTLR_ELx to the @reg value, and invalidate the local icache
  * in the process. This is called when setting the MMU on.
  */
-.macro set_sctlr_el1, reg
-	msr	sctlr_el1, \reg
+.macro set_sctlr, sreg, reg
+	msr	\sreg, \reg
 	isb
 	/*
 	 * Invalidate the local I-cache so that any instructions fetched
@@ -692,6 +692,14 @@ USER(\label, ic	ivau, \tmp2)			// invalidate I line PoU
 	isb
 .endm
 
+.macro set_sctlr_el1, reg
+	set_sctlr sctlr_el1, \reg
+.endm
+
+.macro set_sctlr_el2, reg
+	set_sctlr sctlr_el2, \reg
+.endm
+
 /*
  * Check whether to yield to another runnable task from kernel mode NEON code
  * (which runs with preemption disabled).
-- 
2.30.1.766.gb4fecdf3b7-goog


WARNING: multiple messages have this Message-ID (diff)
From: Quentin Perret <qperret@google.com>
To: catalin.marinas@arm.com, will@kernel.org, maz@kernel.org,
	 james.morse@arm.com, julien.thierry.kdev@gmail.com,
	suzuki.poulose@arm.com
Cc: android-kvm@google.com, seanjc@google.com, mate.toth-pal@arm.com,
	linux-kernel@vger.kernel.org, robh+dt@kernel.org,
	linux-arm-kernel@lists.infradead.org, kernel-team@android.com,
	kvmarm@lists.cs.columbia.edu, tabba@google.com
Subject: [PATCH v4 15/34] arm64: asm: Provide set_sctlr_el2 macro
Date: Wed, 10 Mar 2021 17:57:32 +0000	[thread overview]
Message-ID: <20210310175751.3320106-16-qperret@google.com> (raw)
In-Reply-To: <20210310175751.3320106-1-qperret@google.com>

We will soon need to turn the EL2 stage 1 MMU on and off in nVHE
protected mode, so refactor the set_sctlr_el1 macro to make it usable
for that purpose.

Signed-off-by: Quentin Perret <qperret@google.com>
---
 arch/arm64/include/asm/assembler.h | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/include/asm/assembler.h b/arch/arm64/include/asm/assembler.h
index ca31594d3d6c..fb651c1f26e9 100644
--- a/arch/arm64/include/asm/assembler.h
+++ b/arch/arm64/include/asm/assembler.h
@@ -676,11 +676,11 @@ USER(\label, ic	ivau, \tmp2)			// invalidate I line PoU
 	.endm
 
 /*
- * Set SCTLR_EL1 to the passed value, and invalidate the local icache
+ * Set SCTLR_ELx to the @reg value, and invalidate the local icache
  * in the process. This is called when setting the MMU on.
  */
-.macro set_sctlr_el1, reg
-	msr	sctlr_el1, \reg
+.macro set_sctlr, sreg, reg
+	msr	\sreg, \reg
 	isb
 	/*
 	 * Invalidate the local I-cache so that any instructions fetched
@@ -692,6 +692,14 @@ USER(\label, ic	ivau, \tmp2)			// invalidate I line PoU
 	isb
 .endm
 
+.macro set_sctlr_el1, reg
+	set_sctlr sctlr_el1, \reg
+.endm
+
+.macro set_sctlr_el2, reg
+	set_sctlr sctlr_el2, \reg
+.endm
+
 /*
  * Check whether to yield to another runnable task from kernel mode NEON code
  * (which runs with preemption disabled).
-- 
2.30.1.766.gb4fecdf3b7-goog

_______________________________________________
kvmarm mailing list
kvmarm@lists.cs.columbia.edu
https://lists.cs.columbia.edu/mailman/listinfo/kvmarm

WARNING: multiple messages have this Message-ID (diff)
From: Quentin Perret <qperret@google.com>
To: catalin.marinas@arm.com, will@kernel.org, maz@kernel.org,
	 james.morse@arm.com, julien.thierry.kdev@gmail.com,
	suzuki.poulose@arm.com
Cc: android-kvm@google.com, linux-kernel@vger.kernel.org,
	 kernel-team@android.com, kvmarm@lists.cs.columbia.edu,
	 linux-arm-kernel@lists.infradead.org, tabba@google.com,
	mark.rutland@arm.com,  dbrazdil@google.com,
	mate.toth-pal@arm.com, seanjc@google.com,  qperret@google.com,
	robh+dt@kernel.org, ardb@kernel.org
Subject: [PATCH v4 15/34] arm64: asm: Provide set_sctlr_el2 macro
Date: Wed, 10 Mar 2021 17:57:32 +0000	[thread overview]
Message-ID: <20210310175751.3320106-16-qperret@google.com> (raw)
In-Reply-To: <20210310175751.3320106-1-qperret@google.com>

We will soon need to turn the EL2 stage 1 MMU on and off in nVHE
protected mode, so refactor the set_sctlr_el1 macro to make it usable
for that purpose.

Signed-off-by: Quentin Perret <qperret@google.com>
---
 arch/arm64/include/asm/assembler.h | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/include/asm/assembler.h b/arch/arm64/include/asm/assembler.h
index ca31594d3d6c..fb651c1f26e9 100644
--- a/arch/arm64/include/asm/assembler.h
+++ b/arch/arm64/include/asm/assembler.h
@@ -676,11 +676,11 @@ USER(\label, ic	ivau, \tmp2)			// invalidate I line PoU
 	.endm
 
 /*
- * Set SCTLR_EL1 to the passed value, and invalidate the local icache
+ * Set SCTLR_ELx to the @reg value, and invalidate the local icache
  * in the process. This is called when setting the MMU on.
  */
-.macro set_sctlr_el1, reg
-	msr	sctlr_el1, \reg
+.macro set_sctlr, sreg, reg
+	msr	\sreg, \reg
 	isb
 	/*
 	 * Invalidate the local I-cache so that any instructions fetched
@@ -692,6 +692,14 @@ USER(\label, ic	ivau, \tmp2)			// invalidate I line PoU
 	isb
 .endm
 
+.macro set_sctlr_el1, reg
+	set_sctlr sctlr_el1, \reg
+.endm
+
+.macro set_sctlr_el2, reg
+	set_sctlr sctlr_el2, \reg
+.endm
+
 /*
  * Check whether to yield to another runnable task from kernel mode NEON code
  * (which runs with preemption disabled).
-- 
2.30.1.766.gb4fecdf3b7-goog


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2021-03-10 17:59 UTC|newest]

Thread overview: 177+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-03-10 17:57 [PATCH v4 00/34] KVM: arm64: A stage 2 for the host Quentin Perret
2021-03-10 17:57 ` Quentin Perret
2021-03-10 17:57 ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 01/34] arm64: lib: Annotate {clear,copy}_page() as position-independent Quentin Perret
2021-03-10 17:57   ` [PATCH v4 01/34] arm64: lib: Annotate {clear, copy}_page() " Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 02/34] KVM: arm64: Link position-independent string routines into .hyp.text Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 03/34] arm64: kvm: Add standalone ticket spinlock implementation for use at hyp Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 04/34] KVM: arm64: Initialize kvm_nvhe_init_params early Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 05/34] KVM: arm64: Avoid free_page() in page-table allocator Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 06/34] KVM: arm64: Factor memory allocation out of pgtable.c Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 16:09   ` Will Deacon
2021-03-11 16:09     ` Will Deacon
2021-03-11 16:09     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 07/34] KVM: arm64: Introduce a BSS section for use at Hyp Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 08/34] KVM: arm64: Make kvm_call_hyp() a function call " Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 09/34] KVM: arm64: Allow using kvm_nvhe_sym() in hyp code Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 10/34] KVM: arm64: Introduce an early Hyp page allocator Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 11/34] KVM: arm64: Stub CONFIG_DEBUG_LIST at Hyp Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 16:11   ` Will Deacon
2021-03-11 16:11     ` Will Deacon
2021-03-11 16:11     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 12/34] KVM: arm64: Introduce a Hyp buddy page allocator Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 16:14   ` Will Deacon
2021-03-11 16:14     ` Will Deacon
2021-03-11 16:14     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 13/34] KVM: arm64: Enable access to sanitized CPU features at EL2 Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 19:36   ` Will Deacon
2021-03-11 19:36     ` Will Deacon
2021-03-11 19:36     ` Will Deacon
2021-03-12  6:34     ` Quentin Perret
2021-03-12  6:34       ` Quentin Perret
2021-03-12  6:34       ` Quentin Perret
2021-03-12  9:25       ` Will Deacon
2021-03-12  9:25         ` Will Deacon
2021-03-12  9:25         ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 14/34] KVM: arm64: Factor out vector address calculation Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` Quentin Perret [this message]
2021-03-10 17:57   ` [PATCH v4 15/34] arm64: asm: Provide set_sctlr_el2 macro Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 16:22   ` Will Deacon
2021-03-11 16:22     ` Will Deacon
2021-03-11 16:22     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 16/34] KVM: arm64: Prepare the creation of s1 mappings at EL2 Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 16:21   ` Will Deacon
2021-03-11 16:21     ` Will Deacon
2021-03-11 16:21     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 17/34] KVM: arm64: Elevate hypervisor mappings creation " Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 17:28   ` Will Deacon
2021-03-11 17:28     ` Will Deacon
2021-03-11 17:28     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 18/34] KVM: arm64: Use kvm_arch for stage 2 pgtable Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 19/34] KVM: arm64: Use kvm_arch in kvm_s2_mmu Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 20/34] KVM: arm64: Set host stage 2 using kvm_nvhe_init_params Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 21/34] KVM: arm64: Refactor kvm_arm_setup_stage2() Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 22/34] KVM: arm64: Refactor __load_guest_stage2() Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 23/34] KVM: arm64: Refactor __populate_fault_info() Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 24/34] KVM: arm64: Make memcache anonymous in pgtable allocator Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 25/34] KVM: arm64: Reserve memory for host stage 2 Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 26/34] KVM: arm64: Sort the hypervisor memblocks Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 27/34] KVM: arm64: Always zero invalid PTEs Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 17:33   ` Will Deacon
2021-03-11 17:33     ` Will Deacon
2021-03-11 17:33     ` Will Deacon
2021-03-12  9:15     ` Quentin Perret
2021-03-12  9:15       ` Quentin Perret
2021-03-12  9:15       ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 28/34] KVM: arm64: Use page-table to track page ownership Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 18:38   ` Will Deacon
2021-03-11 18:38     ` Will Deacon
2021-03-11 18:38     ` Will Deacon
2021-03-12  6:23     ` Quentin Perret
2021-03-12  6:23       ` Quentin Perret
2021-03-12  6:23       ` Quentin Perret
2021-03-12  9:32       ` Will Deacon
2021-03-12  9:32         ` Will Deacon
2021-03-12  9:32         ` Will Deacon
2021-03-12 10:13         ` Quentin Perret
2021-03-12 10:13           ` Quentin Perret
2021-03-12 10:13           ` Quentin Perret
2021-03-12 11:18           ` Will Deacon
2021-03-12 11:18             ` Will Deacon
2021-03-12 11:18             ` Will Deacon
2021-03-12 11:45             ` Quentin Perret
2021-03-12 11:45               ` Quentin Perret
2021-03-12 11:45               ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 29/34] KVM: arm64: Refactor stage2_map_set_prot_attr() Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 18:48   ` Will Deacon
2021-03-11 18:48     ` Will Deacon
2021-03-11 18:48     ` Will Deacon
2021-03-12  5:10     ` Quentin Perret
2021-03-12  5:10       ` Quentin Perret
2021-03-12  5:10       ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 30/34] KVM: arm64: Add kvm_pgtable_stage2_find_range() Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 19:04   ` Will Deacon
2021-03-11 19:04     ` Will Deacon
2021-03-11 19:04     ` Will Deacon
2021-03-12  5:32     ` Quentin Perret
2021-03-12  5:32       ` Quentin Perret
2021-03-12  5:32       ` Quentin Perret
2021-03-12  9:40       ` Will Deacon
2021-03-12  9:40         ` Will Deacon
2021-03-12  9:40         ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 31/34] KVM: arm64: Wrap the host with a stage 2 Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 19:09   ` Will Deacon
2021-03-11 19:09     ` Will Deacon
2021-03-11 19:09     ` Will Deacon
2021-03-10 17:57 ` [PATCH v4 32/34] KVM: arm64: Page-align the .hyp sections Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 33/34] KVM: arm64: Disable PMU support in protected mode Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57 ` [PATCH v4 34/34] KVM: arm64: Protect the .hyp sections from the host Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-10 17:57   ` Quentin Perret
2021-03-11 19:17   ` Will Deacon
2021-03-11 19:17     ` Will Deacon
2021-03-11 19:17     ` Will Deacon

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210310175751.3320106-16-qperret@google.com \
    --to=qperret@google.com \
    --cc=android-kvm@google.com \
    --cc=ardb@kernel.org \
    --cc=catalin.marinas@arm.com \
    --cc=dbrazdil@google.com \
    --cc=james.morse@arm.com \
    --cc=julien.thierry.kdev@gmail.com \
    --cc=kernel-team@android.com \
    --cc=kvmarm@lists.cs.columbia.edu \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=mark.rutland@arm.com \
    --cc=mate.toth-pal@arm.com \
    --cc=maz@kernel.org \
    --cc=robh+dt@kernel.org \
    --cc=seanjc@google.com \
    --cc=suzuki.poulose@arm.com \
    --cc=tabba@google.com \
    --cc=will@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.