* [PATCH 1/2] drm/amdgpu: Keep pending_reset valid during smu reset the ASIC
@ 2021-03-15 16:00 shaoyunl
0 siblings, 0 replies; only message in thread
From: shaoyunl @ 2021-03-15 16:00 UTC (permalink / raw)
To: amd-gfx; +Cc: shaoyunl
SMU internal might need to check this pending_reset setting to decide the reset method
Signed-off-by: shaoyunl <shaoyun.liu@amd.com>
Change-Id: I8d88abf56d481e7443ac31baa2929826aec9e576
---
drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
index e0c4f70f96a4..7b3d9384b307 100644
--- a/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
+++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c
@@ -1359,8 +1359,8 @@ static void amdgpu_drv_delayed_reset_work_handler(struct work_struct *work)
}
for (i = 0; i < mgpu_info.num_dgpu; i++) {
adev = mgpu_info.gpu_ins[i].adev;
- adev->gmc.xgmi.pending_reset = false;
flush_work(&adev->xgmi_reset_work);
+ adev->gmc.xgmi.pending_reset = false;
}
/* reset function will rebuild the xgmi hive info , clear it now */
--
2.17.1
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2021-03-15 16:00 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-03-15 16:00 [PATCH 1/2] drm/amdgpu: Keep pending_reset valid during smu reset the ASIC shaoyunl
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.