* [Intel-gfx] [PATCH i-g-t 0/3] Default fence expiration test @ 2021-03-18 16:23 ` Tvrtko Ursulin 0 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:23 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> See patch 2. Tvrtko Ursulin (3): lib: Add helper for reading modparam values tests/i915: Default fence expiry test tests/i915/gem_watchdog: Exercise long rendering chains lib/igt_params.c | 26 ++ lib/igt_params.h | 2 + tests/Makefile.sources | 3 + tests/i915/gem_watchdog.c | 686 ++++++++++++++++++++++++++++++++++++++ tests/meson.build | 1 + 5 files changed, 718 insertions(+) create mode 100644 tests/i915/gem_watchdog.c -- 2.27.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply [flat|nested] 14+ messages in thread
* [igt-dev] [PATCH i-g-t 0/3] Default fence expiration test @ 2021-03-18 16:23 ` Tvrtko Ursulin 0 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:23 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> See patch 2. Tvrtko Ursulin (3): lib: Add helper for reading modparam values tests/i915: Default fence expiry test tests/i915/gem_watchdog: Exercise long rendering chains lib/igt_params.c | 26 ++ lib/igt_params.h | 2 + tests/Makefile.sources | 3 + tests/i915/gem_watchdog.c | 686 ++++++++++++++++++++++++++++++++++++++ tests/meson.build | 1 + 5 files changed, 718 insertions(+) create mode 100644 tests/i915/gem_watchdog.c -- 2.27.0 _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 14+ messages in thread
* [Intel-gfx] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin @ 2021-03-18 16:23 ` Tvrtko Ursulin -1 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:23 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Add __igt_params_get for simple reading of modparams. Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> --- lib/igt_params.c | 26 ++++++++++++++++++++++++++ lib/igt_params.h | 2 ++ 2 files changed, 28 insertions(+) diff --git a/lib/igt_params.c b/lib/igt_params.c index c06416988baa..1dc6de77b2e0 100644 --- a/lib/igt_params.c +++ b/lib/igt_params.c @@ -156,6 +156,32 @@ int igt_params_open(int device) return params; } +/** + * __igt_params_get: + * @device: fd of the device + * @parameter: the name of the parameter to set + * + * This reads the value of the modparam. + * + * Returns: + * A nul-terminated string, must be freed by caller after use, or NULL + * on failure. + */ +char *__igt_params_get(int device, const char *parameter) +{ + char *str; + int dir; + + dir = igt_params_open(device); + if (dir < 0) + return NULL; + + str = igt_sysfs_get(dir, parameter); + close(dir); + + return str; +} + __attribute__((format(printf, 3, 0))) static bool __igt_params_set(int device, const char *parameter, const char *fmt, va_list ap, bool save) diff --git a/lib/igt_params.h b/lib/igt_params.h index bbd6f3ee6582..6494786f0696 100644 --- a/lib/igt_params.h +++ b/lib/igt_params.h @@ -28,6 +28,8 @@ int igt_params_open(int device); +char *__igt_params_get(int device, const char *parameter); + __attribute__((format(printf, 3, 4))) bool igt_params_set(int device, const char *parameter, const char *fmt, ...); -- 2.27.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply related [flat|nested] 14+ messages in thread
* [igt-dev] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values @ 2021-03-18 16:23 ` Tvrtko Ursulin 0 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:23 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Add __igt_params_get for simple reading of modparams. Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> --- lib/igt_params.c | 26 ++++++++++++++++++++++++++ lib/igt_params.h | 2 ++ 2 files changed, 28 insertions(+) diff --git a/lib/igt_params.c b/lib/igt_params.c index c06416988baa..1dc6de77b2e0 100644 --- a/lib/igt_params.c +++ b/lib/igt_params.c @@ -156,6 +156,32 @@ int igt_params_open(int device) return params; } +/** + * __igt_params_get: + * @device: fd of the device + * @parameter: the name of the parameter to set + * + * This reads the value of the modparam. + * + * Returns: + * A nul-terminated string, must be freed by caller after use, or NULL + * on failure. + */ +char *__igt_params_get(int device, const char *parameter) +{ + char *str; + int dir; + + dir = igt_params_open(device); + if (dir < 0) + return NULL; + + str = igt_sysfs_get(dir, parameter); + close(dir); + + return str; +} + __attribute__((format(printf, 3, 0))) static bool __igt_params_set(int device, const char *parameter, const char *fmt, va_list ap, bool save) diff --git a/lib/igt_params.h b/lib/igt_params.h index bbd6f3ee6582..6494786f0696 100644 --- a/lib/igt_params.h +++ b/lib/igt_params.h @@ -28,6 +28,8 @@ int igt_params_open(int device); +char *__igt_params_get(int device, const char *parameter); + __attribute__((format(printf, 3, 4))) bool igt_params_set(int device, const char *parameter, const char *fmt, ...); -- 2.27.0 _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply related [flat|nested] 14+ messages in thread
* Re: [Intel-gfx] [igt-dev] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin @ 2021-03-30 10:49 ` Matthew Auld -1 siblings, 0 replies; 14+ messages in thread From: Matthew Auld @ 2021-03-30 10:49 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: igt-dev, Intel Graphics Development On Thu, 18 Mar 2021 at 16:24, Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com> wrote: > > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > Add __igt_params_get for simple reading of modparams. > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > --- > lib/igt_params.c | 26 ++++++++++++++++++++++++++ > lib/igt_params.h | 2 ++ > 2 files changed, 28 insertions(+) > > diff --git a/lib/igt_params.c b/lib/igt_params.c > index c06416988baa..1dc6de77b2e0 100644 > --- a/lib/igt_params.c > +++ b/lib/igt_params.c > @@ -156,6 +156,32 @@ int igt_params_open(int device) > return params; > } > > +/** > + * __igt_params_get: > + * @device: fd of the device > + * @parameter: the name of the parameter to set to get > + * > + * This reads the value of the modparam. > + * > + * Returns: > + * A nul-terminated string, must be freed by caller after use, or NULL > + * on failure. > + */ > +char *__igt_params_get(int device, const char *parameter) > +{ > + char *str; > + int dir; > + > + dir = igt_params_open(device); > + if (dir < 0) > + return NULL; > + > + str = igt_sysfs_get(dir, parameter); > + close(dir); > + > + return str; > +} Reviewed-by: Matthew Auld <matthew.auld@intel.com> _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply [flat|nested] 14+ messages in thread
* Re: [igt-dev] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values @ 2021-03-30 10:49 ` Matthew Auld 0 siblings, 0 replies; 14+ messages in thread From: Matthew Auld @ 2021-03-30 10:49 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: igt-dev, Intel Graphics Development On Thu, 18 Mar 2021 at 16:24, Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com> wrote: > > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > Add __igt_params_get for simple reading of modparams. > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > --- > lib/igt_params.c | 26 ++++++++++++++++++++++++++ > lib/igt_params.h | 2 ++ > 2 files changed, 28 insertions(+) > > diff --git a/lib/igt_params.c b/lib/igt_params.c > index c06416988baa..1dc6de77b2e0 100644 > --- a/lib/igt_params.c > +++ b/lib/igt_params.c > @@ -156,6 +156,32 @@ int igt_params_open(int device) > return params; > } > > +/** > + * __igt_params_get: > + * @device: fd of the device > + * @parameter: the name of the parameter to set to get > + * > + * This reads the value of the modparam. > + * > + * Returns: > + * A nul-terminated string, must be freed by caller after use, or NULL > + * on failure. > + */ > +char *__igt_params_get(int device, const char *parameter) > +{ > + char *str; > + int dir; > + > + dir = igt_params_open(device); > + if (dir < 0) > + return NULL; > + > + str = igt_sysfs_get(dir, parameter); > + close(dir); > + > + return str; > +} Reviewed-by: Matthew Auld <matthew.auld@intel.com> _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 14+ messages in thread
* [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin (?) (?) @ 2021-03-18 16:23 ` Tvrtko Ursulin 2021-03-30 12:53 ` Matthew Auld -1 siblings, 1 reply; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:23 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Basic test to check that default fence expiry works as expected. Relies on the modparam to run quicker. Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> --- tests/Makefile.sources | 3 + tests/i915/gem_watchdog.c | 376 ++++++++++++++++++++++++++++++++++++++ tests/meson.build | 1 + 3 files changed, 380 insertions(+) create mode 100644 tests/i915/gem_watchdog.c diff --git a/tests/Makefile.sources b/tests/Makefile.sources index 4f24fb3a15a5..e992285fedc5 100644 --- a/tests/Makefile.sources +++ b/tests/Makefile.sources @@ -463,6 +463,9 @@ gem_userptr_blits_SOURCES = i915/gem_userptr_blits.c TESTS_progs += gem_wait gem_wait_SOURCES = i915/gem_wait.c +TESTS_progs += gem_watchdog +gem_exec_watchdog_SOURCES = i915/gem_watchdog.c + TESTS_progs += gem_workarounds gem_workarounds_SOURCES = i915/gem_workarounds.c diff --git a/tests/i915/gem_watchdog.c b/tests/i915/gem_watchdog.c new file mode 100644 index 000000000000..f86d3d4c7437 --- /dev/null +++ b/tests/i915/gem_watchdog.c @@ -0,0 +1,376 @@ +/* + * Copyright © 2021 Intel Corporation + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice (including the next + * paragraph) shall be included in all copies or substantial portions of the + * Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS + * IN THE SOFTWARE. + */ + +#include "config.h" + +#include <stdio.h> +#include <unistd.h> +#include <sched.h> + +#include "i915/gem.h" +#include "igt.h" +#include "igt_params.h" +#include "sw_sync.h" + +#define EWATCHDOG EINTR + +static struct drm_i915_query_engine_info *__engines__; + +static int __i915_query(int fd, struct drm_i915_query *q) +{ + if (igt_ioctl(fd, DRM_IOCTL_I915_QUERY, q)) + return -errno; + return 0; +} + +static int +__i915_query_items(int fd, struct drm_i915_query_item *items, uint32_t n_items) +{ + struct drm_i915_query q = { + .num_items = n_items, + .items_ptr = to_user_pointer(items), + }; + return __i915_query(fd, &q); +} + +#define i915_query_items(fd, items, n_items) do { \ + igt_assert_eq(__i915_query_items(fd, items, n_items), 0); \ + errno = 0; \ + } while (0) + +static unsigned int default_timeout_wait_s; +static const unsigned int watchdog_us = 500 * 1000; + +static unsigned int +wait_timeout(int i915, igt_spin_t **spin, unsigned int num_engines, + unsigned int wait_us, unsigned int expect) +{ + unsigned int count_idle = 0, count_fence = 0, count_started = 0, i; + bool started[num_engines]; + + memset(started, 0, sizeof(started)); + + while (count_started < num_engines) { + for (i = 0; i < num_engines; i++) { + if (started[i]) + continue; + + if (igt_spin_has_started(spin[i])) { + started[i] = true; + count_started++; + } + } + } + + igt_until_timeout(DIV_ROUND_UP(wait_us, USEC_PER_SEC)) { + usleep(watchdog_us / 2); + + for (i = 0, count_idle = 0; i < num_engines; i++) { + if (!gem_bo_busy(i915, spin[i]->handle)) + count_idle++; + } + + for (i = 0, count_fence = 0; i < num_engines; i++) { + if (sync_fence_status(spin[i]->out_fence)) + count_fence++; + } + + if (count_idle == num_engines) + break; + } + + if (count_idle < expect) { + for (i = 0; i < num_engines; i++) { + if (gem_bo_busy(i915, spin[i]->handle)) + igt_warn("Request %u/%u not cancelled!\n", + i + 1, num_engines); + } + } + + if (count_fence < expect) { + for (i = 0; i < num_engines; i++) { + if (!sync_fence_status(spin[i]->out_fence)) + igt_warn("Fence %u/%u not timed out!\n", + i + 1, num_engines); + } + } + + igt_assert_eq(count_idle, count_fence); + + return count_fence; +} + +static unsigned int spin_flags(void) +{ + return IGT_SPIN_POLL_RUN | IGT_SPIN_FENCE_OUT; +} + +static void physical(int i915) +{ + const unsigned int wait_us = default_timeout_wait_s * USEC_PER_SEC; + unsigned int num_engines = __engines__->num_engines, i, count; + const struct intel_execution_engine2 *e; + unsigned int expect = num_engines; + igt_spin_t *spin[num_engines]; + + i = 0; + __for_each_physical_engine(i915, e) { + spin[i] = igt_spin_new(i915, + .engine = e->flags, + .flags = spin_flags()); + i++; + } + + count = wait_timeout(i915, spin, num_engines, wait_us, expect); + + for (i = 0; i < num_engines; i++) + igt_spin_free(i915, spin[i]); + + igt_assert_eq(count, expect); +} + +static struct i915_engine_class_instance * +list_engines(unsigned int class, unsigned int *out) +{ + struct i915_engine_class_instance *ci; + unsigned int count = 0, size = 64, i; + + ci = malloc(size * sizeof(*ci)); + igt_assert(ci); + + for (i = 0; i < __engines__->num_engines; i++) { + struct drm_i915_engine_info *engine = + (struct drm_i915_engine_info *)&__engines__->engines[i]; + + if (class != engine->engine.engine_class) + continue; + + if (count == size) { + size *= 2; + ci = realloc(ci, size * sizeof(*ci)); + igt_assert(ci); + } + + ci[count++] = (struct i915_engine_class_instance){ + .engine_class = class, + .engine_instance = engine->engine.engine_instance, + }; + } + + if (!count) { + free(ci); + ci = NULL; + } + + *out = count; + return ci; +} + +static size_t sizeof_load_balance(int count) +{ + return offsetof(struct i915_context_engines_load_balance, + engines[count]); +} + +static size_t sizeof_param_engines(int count) +{ + return offsetof(struct i915_context_param_engines, + engines[count]); +} + +#define alloca0(sz) ({ size_t sz__ = (sz); memset(alloca(sz__), 0, sz__); }) + +static int __set_load_balancer(int i915, uint32_t ctx, + const struct i915_engine_class_instance *ci, + unsigned int count, + void *ext) +{ + struct i915_context_engines_load_balance *balancer = + alloca0(sizeof_load_balance(count)); + struct i915_context_param_engines *engines = + alloca0(sizeof_param_engines(count + 1)); + struct drm_i915_gem_context_param p = { + .ctx_id = ctx, + .param = I915_CONTEXT_PARAM_ENGINES, + .size = sizeof_param_engines(count + 1), + .value = to_user_pointer(engines) + }; + + balancer->base.name = I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE; + balancer->base.next_extension = to_user_pointer(ext); + + igt_assert(count); + balancer->num_siblings = count; + memcpy(balancer->engines, ci, count * sizeof(*ci)); + + engines->extensions = to_user_pointer(balancer); + engines->engines[0].engine_class = + I915_ENGINE_CLASS_INVALID; + engines->engines[0].engine_instance = + I915_ENGINE_CLASS_INVALID_NONE; + memcpy(engines->engines + 1, ci, count * sizeof(*ci)); + + return __gem_context_set_param(i915, &p); +} + +static void set_load_balancer(int i915, uint32_t ctx, + const struct i915_engine_class_instance *ci, + unsigned int count, + void *ext) +{ + igt_assert_eq(__set_load_balancer(i915, ctx, ci, count, ext), 0); +} + +static void ctx_set_vm(int i915, uint32_t ctx, uint32_t vm) +{ + struct drm_i915_gem_context_param arg = { + .param = I915_CONTEXT_PARAM_VM, + .ctx_id = ctx, + .value = vm, + }; + + gem_context_set_param(i915, &arg); +} + +static uint32_t ctx_get_vm(int i915, uint32_t ctx) +{ + struct drm_i915_gem_context_param arg; + + memset(&arg, 0, sizeof(arg)); + arg.param = I915_CONTEXT_PARAM_VM; + arg.ctx_id = ctx; + gem_context_get_param(i915, &arg); + igt_assert(arg.value); + + return arg.value; +} + +static void virtual(int i915) +{ + const unsigned int wait_us = default_timeout_wait_s * USEC_PER_SEC; + unsigned int num_engines = __engines__->num_engines, i, count; + igt_spin_t *spin[num_engines]; + unsigned int expect = num_engines; + uint32_t ctx[num_engines]; + uint32_t vm; + + igt_require(gem_has_execlists(i915)); + + igt_debug("%u virtual engines\n", num_engines); + igt_require(num_engines); + + i = 0; + for (int class = 0; class < 32; class++) { + struct i915_engine_class_instance *ci; + + ci = list_engines(class, &count); + if (!ci) + continue; + + for (int pass = 0; pass < count; pass++) { + igt_assert(sizeof(*ci) == sizeof(int)); + igt_permute_array(ci, count, igt_exchange_int); + + igt_assert(i < num_engines); + + ctx[i] = gem_context_create(i915); + + if (!i) + vm = ctx_get_vm(i915, ctx[i]); + else + ctx_set_vm(i915, ctx[i], vm); + + set_load_balancer(i915, ctx[i], ci, count, NULL); + + spin[i] = igt_spin_new(i915, + .ctx = ctx[i], + .flags = spin_flags()); + i++; + } + + free(ci); + } + + count = wait_timeout(i915, spin, num_engines, wait_us, expect); + + for (i = 0; i < num_engines && spin[i]; i++) { + gem_context_destroy(i915, ctx[i]); + igt_spin_free(i915, spin[i]); + } + + igt_assert_eq(count, expect); +} + +igt_main +{ + int i915 = -1; + + igt_fixture { + struct drm_i915_query_item item; + char *tmp; + + i915 = drm_open_driver_master(DRIVER_INTEL); + gem_submission_print_method(i915); + gem_scheduler_print_capability(i915); + + igt_require_gem(i915); + + tmp = __igt_params_get(i915, "request_timeout_ms"); + if (tmp) { + const unsigned int timeout = 1; + + igt_params_save_and_set(i915, "request_timeout_ms", + "%u", timeout * 1000); + default_timeout_wait_s = timeout * 5; + free(tmp); + } else { + default_timeout_wait_s = 12; + } + + i915 = gem_reopen_driver(i915); /* Apply modparam. */ + + __engines__ = malloc(4096); + igt_assert(__engines__); + memset(__engines__, 0, 4096); + memset(&item, 0, sizeof(item)); + item.query_id = DRM_I915_QUERY_ENGINE_INFO; + item.data_ptr = to_user_pointer(__engines__); + item.length = 4096; + i915_query_items(i915, &item, 1); + igt_assert(item.length >= 0); + igt_assert(item.length <= 4096); + igt_assert(__engines__->num_engines > 0); + } + + igt_subtest_group { + igt_subtest("default-physical") + physical(i915); + + igt_subtest("default-virtual") + virtual(i915); + } + + igt_fixture { + close(i915); + } +} diff --git a/tests/meson.build b/tests/meson.build index 825e01833b0e..e0b110400f28 100644 --- a/tests/meson.build +++ b/tests/meson.build @@ -221,6 +221,7 @@ i915_progs = [ 'gem_userptr_blits', 'gem_vm_create', 'gem_wait', + 'gem_watchdog', 'gem_workarounds', 'i915_fb_tiling', 'i915_getparams_basic', -- 2.27.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply related [flat|nested] 14+ messages in thread
* Re: [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test 2021-03-18 16:23 ` [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test Tvrtko Ursulin @ 2021-03-30 12:53 ` Matthew Auld 0 siblings, 0 replies; 14+ messages in thread From: Matthew Auld @ 2021-03-30 12:53 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: igt-dev, Intel Graphics Development On Thu, 18 Mar 2021 at 16:24, Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com> wrote: > > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > Basic test to check that default fence expiry works as expected. > > Relies on the modparam to run quicker. > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > --- > tests/Makefile.sources | 3 + > tests/i915/gem_watchdog.c | 376 ++++++++++++++++++++++++++++++++++++++ > tests/meson.build | 1 + > 3 files changed, 380 insertions(+) > create mode 100644 tests/i915/gem_watchdog.c > > diff --git a/tests/Makefile.sources b/tests/Makefile.sources > index 4f24fb3a15a5..e992285fedc5 100644 > --- a/tests/Makefile.sources > +++ b/tests/Makefile.sources > @@ -463,6 +463,9 @@ gem_userptr_blits_SOURCES = i915/gem_userptr_blits.c > TESTS_progs += gem_wait > gem_wait_SOURCES = i915/gem_wait.c > > +TESTS_progs += gem_watchdog > +gem_exec_watchdog_SOURCES = i915/gem_watchdog.c > + > TESTS_progs += gem_workarounds > gem_workarounds_SOURCES = i915/gem_workarounds.c > > diff --git a/tests/i915/gem_watchdog.c b/tests/i915/gem_watchdog.c > new file mode 100644 > index 000000000000..f86d3d4c7437 > --- /dev/null > +++ b/tests/i915/gem_watchdog.c > @@ -0,0 +1,376 @@ > +/* > + * Copyright © 2021 Intel Corporation > + * > + * Permission is hereby granted, free of charge, to any person obtaining a > + * copy of this software and associated documentation files (the "Software"), > + * to deal in the Software without restriction, including without limitation > + * the rights to use, copy, modify, merge, publish, distribute, sublicense, > + * and/or sell copies of the Software, and to permit persons to whom the > + * Software is furnished to do so, subject to the following conditions: > + * > + * The above copyright notice and this permission notice (including the next > + * paragraph) shall be included in all copies or substantial portions of the > + * Software. > + * > + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR > + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, > + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL > + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER > + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING > + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS > + * IN THE SOFTWARE. > + */ > + > +#include "config.h" > + > +#include <stdio.h> > +#include <unistd.h> > +#include <sched.h> > + > +#include "i915/gem.h" > +#include "igt.h" > +#include "igt_params.h" > +#include "sw_sync.h" > + > +#define EWATCHDOG EINTR > + > +static struct drm_i915_query_engine_info *__engines__; > + > +static int __i915_query(int fd, struct drm_i915_query *q) > +{ > + if (igt_ioctl(fd, DRM_IOCTL_I915_QUERY, q)) > + return -errno; > + return 0; > +} > + > +static int > +__i915_query_items(int fd, struct drm_i915_query_item *items, uint32_t n_items) > +{ > + struct drm_i915_query q = { > + .num_items = n_items, > + .items_ptr = to_user_pointer(items), > + }; > + return __i915_query(fd, &q); > +} > + > +#define i915_query_items(fd, items, n_items) do { \ > + igt_assert_eq(__i915_query_items(fd, items, n_items), 0); \ > + errno = 0; \ > + } while (0) > + > +static unsigned int default_timeout_wait_s; > +static const unsigned int watchdog_us = 500 * 1000; > + > +static unsigned int > +wait_timeout(int i915, igt_spin_t **spin, unsigned int num_engines, > + unsigned int wait_us, unsigned int expect) > +{ > + unsigned int count_idle = 0, count_fence = 0, count_started = 0, i; > + bool started[num_engines]; > + > + memset(started, 0, sizeof(started)); > + > + while (count_started < num_engines) { > + for (i = 0; i < num_engines; i++) { > + if (started[i]) > + continue; > + > + if (igt_spin_has_started(spin[i])) { > + started[i] = true; > + count_started++; > + } > + } > + } for_each { igt_spin_busywait_until_started(spin[i]) } Might be slightly simpler? Reviewed-by: Matthew Auld <matthew.auld@intel.com> _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply [flat|nested] 14+ messages in thread
* [Intel-gfx] [PATCH i-g-t 3/3] tests/i915/gem_watchdog: Exercise long rendering chains 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin @ 2021-03-18 16:24 ` Tvrtko Ursulin -1 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:24 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Test to demonstrate a problem with the proposed default fence expiry semantics where long rendering chain get silently broken. If we had fence error propagation (no clear agreement whether to do it or not) maybe userspace would see if, assuming fence status is looked at, but overall potential rendering corruption is the story in any case. Note that this is not a single long batch but just a long queue of work which. Could be viewed as heavy system load as well (like virtualisation or other types of resource sharing). Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> --- tests/i915/gem_watchdog.c | 310 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 310 insertions(+) diff --git a/tests/i915/gem_watchdog.c b/tests/i915/gem_watchdog.c index f86d3d4c7437..8f9fb17750fb 100644 --- a/tests/i915/gem_watchdog.c +++ b/tests/i915/gem_watchdog.c @@ -23,6 +23,8 @@ #include "config.h" +#include <fcntl.h> +#include <sys/ioctl.h> #include <stdio.h> #include <unistd.h> #include <sched.h> @@ -321,8 +323,309 @@ static void virtual(int i915) igt_assert_eq(count, expect); } +#define MI_INSTR(opcode, flags) (((opcode) << 23) | (flags)) + +#define MI_MATH(x) MI_INSTR(0x1a, (x) - 1) +#define MI_MATH_INSTR(opcode, op1, op2) ((opcode) << 20 | (op1) << 10 | (op2)) +/* Opcodes for MI_MATH_INSTR */ +#define MI_MATH_NOOP MI_MATH_INSTR(0x000, 0x0, 0x0) +#define MI_MATH_LOAD(op1, op2) MI_MATH_INSTR(0x080, op1, op2) +#define MI_MATH_LOADINV(op1, op2) MI_MATH_INSTR(0x480, op1, op2) +#define MI_MATH_LOAD0(op1) MI_MATH_INSTR(0x081, op1) +#define MI_MATH_LOAD1(op1) MI_MATH_INSTR(0x481, op1) +#define MI_MATH_ADD MI_MATH_INSTR(0x100, 0x0, 0x0) +#define MI_MATH_SUB MI_MATH_INSTR(0x101, 0x0, 0x0) +#define MI_MATH_AND MI_MATH_INSTR(0x102, 0x0, 0x0) +#define MI_MATH_OR MI_MATH_INSTR(0x103, 0x0, 0x0) +#define MI_MATH_XOR MI_MATH_INSTR(0x104, 0x0, 0x0) +#define MI_MATH_STORE(op1, op2) MI_MATH_INSTR(0x180, op1, op2) +#define MI_MATH_STOREINV(op1, op2) MI_MATH_INSTR(0x580, op1, op2) +/* Registers used as operands in MI_MATH_INSTR */ +#define MI_MATH_REG(x) (x) +#define MI_MATH_REG_SRCA 0x20 +#define MI_MATH_REG_SRCB 0x21 +#define MI_MATH_REG_ACCU 0x31 +#define MI_MATH_REG_ZF 0x32 +#define MI_MATH_REG_CF 0x33 + +#define MI_LOAD_REGISTER_REG MI_INSTR(0x2A, 1) + +static unsigned int offset_in_page(void *addr) +{ + return (uintptr_t)addr & 4095; +} + +static uint64_t div64_u64_round_up(uint64_t x, uint64_t y) +{ + return (x + y - 1) / y; +} + +static int read_timestamp_frequency(int i915) +{ + int value = 0; + drm_i915_getparam_t gp = { + .value = &value, + .param = I915_PARAM_CS_TIMESTAMP_FREQUENCY, + }; + ioctl(i915, DRM_IOCTL_I915_GETPARAM, &gp); + return value; +} + +static uint64_t ns_to_ticks(int i915, uint64_t ns) +{ + return div64_u64_round_up(ns * read_timestamp_frequency(i915), + NSEC_PER_SEC); +} + +static uint32_t __batch_create(int i915, uint32_t offset) +{ + const uint32_t bbe = MI_BATCH_BUFFER_END; + uint32_t handle; + + handle = gem_create(i915, ALIGN(offset + 4, 4096)); + gem_write(i915, handle, offset, &bbe, sizeof(bbe)); + + return handle; +} + +static uint32_t batch_create(int i915) +{ + return __batch_create(i915, 0); +} + +static void delay(int i915, + const struct intel_execution_engine2 *e, + uint32_t handle, + uint64_t addr, + uint64_t ns) +{ + const int use_64b = intel_gen(intel_get_drm_devid(i915)) >= 8; + const uint32_t base = gem_engine_mmio_base(i915, e->name); +#define CS_GPR(x) (base + 0x600 + 8 * (x)) +#define RUNTIME (base + 0x3a8) + enum { START_TS, NOW_TS }; + uint32_t *map, *cs, *jmp; + + igt_require(base); + + /* Loop until CTX_TIMESTAMP - initial > @ns */ + + cs = map = gem_mmap__device_coherent(i915, handle, 0, 4096, PROT_WRITE); + + *cs++ = MI_LOAD_REGISTER_IMM; + *cs++ = CS_GPR(START_TS) + 4; + *cs++ = 0; + *cs++ = MI_LOAD_REGISTER_REG; + *cs++ = RUNTIME; + *cs++ = CS_GPR(START_TS); + + while (offset_in_page(cs) & 63) + *cs++ = 0; + jmp = cs; + + *cs++ = 0x5 << 23; /* MI_ARB_CHECK */ + + *cs++ = MI_LOAD_REGISTER_IMM; + *cs++ = CS_GPR(NOW_TS) + 4; + *cs++ = 0; + *cs++ = MI_LOAD_REGISTER_REG; + *cs++ = RUNTIME; + *cs++ = CS_GPR(NOW_TS); + + /* delta = now - start; inverted to match COND_BBE */ + *cs++ = MI_MATH(4); + *cs++ = MI_MATH_LOAD(MI_MATH_REG_SRCA, MI_MATH_REG(NOW_TS)); + *cs++ = MI_MATH_LOAD(MI_MATH_REG_SRCB, MI_MATH_REG(START_TS)); + *cs++ = MI_MATH_SUB; + *cs++ = MI_MATH_STOREINV(MI_MATH_REG(NOW_TS), MI_MATH_REG_ACCU); + + /* Save delta for reading by COND_BBE */ + *cs++ = 0x24 << 23 | (1 + use_64b); /* SRM */ + *cs++ = CS_GPR(NOW_TS); + *cs++ = addr + 4000; + *cs++ = addr >> 32; + + /* Delay between SRM and COND_BBE to post the writes */ + for (int n = 0; n < 8; n++) { + *cs++ = MI_STORE_DWORD_IMM; + if (use_64b) { + *cs++ = addr + 4064; + *cs++ = addr >> 32; + } else { + *cs++ = 0; + *cs++ = addr + 4064; + } + *cs++ = 0; + } + + /* Break if delta > ns */ + *cs++ = MI_COND_BATCH_BUFFER_END | MI_DO_COMPARE | (1 + use_64b); + *cs++ = ~ns_to_ticks(i915, ns); + *cs++ = addr + 4000; + *cs++ = addr >> 32; + + /* Otherwise back to recalculating delta */ + *cs++ = MI_BATCH_BUFFER_START | 1 << 8 | use_64b; + *cs++ = addr + offset_in_page(jmp); + *cs++ = addr >> 32; + + munmap(map, 4096); +} + +static struct drm_i915_gem_exec_object2 +delay_create(int i915, uint32_t ctx, + const struct intel_execution_engine2 *e, + uint64_t target_ns) +{ + struct drm_i915_gem_exec_object2 obj = { + .handle = batch_create(i915), + .flags = EXEC_OBJECT_SUPPORTS_48B_ADDRESS, + }; + struct drm_i915_gem_execbuffer2 execbuf = { + .buffers_ptr = to_user_pointer(&obj), + .buffer_count = 1, + .rsvd1 = ctx, + .flags = e->flags, + }; + + obj.offset = obj.handle << 12; + gem_execbuf(i915, &execbuf); + gem_sync(i915, obj.handle); + + delay(i915, e, obj.handle, obj.offset, target_ns); + + obj.flags |= EXEC_OBJECT_PINNED; + return obj; +} + +static uint32_t vm_clone(int i915) +{ + uint32_t ctx = 0; + __gem_context_clone(i915, 0, + I915_CONTEXT_CLONE_VM | + I915_CONTEXT_CLONE_ENGINES, + I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE, + &ctx); + return ctx; +} + +static int __execbuf(int i915, struct drm_i915_gem_execbuffer2 *execbuf) +{ + int err; + + err = 0; + if (ioctl(i915, DRM_IOCTL_I915_GEM_EXECBUFFER2, execbuf)) { + err = -errno; + igt_assume(err); + } + + errno = 0; + return err; +} + +static uint32_t +far_delay(int i915, unsigned long delay, unsigned int target, + const struct intel_execution_engine2 *e, int *fence) +{ + struct drm_i915_gem_exec_object2 obj = delay_create(i915, 0, e, delay); + struct drm_i915_gem_exec_object2 batch[2] = { + { + .handle = batch_create(i915), + .flags = EXEC_OBJECT_WRITE, + } + }; + struct drm_i915_gem_execbuffer2 execbuf = { + .buffers_ptr = to_user_pointer(batch), + .buffer_count = 2, + .flags = e->flags, + }; + uint32_t handle = gem_create(i915, 4096); + unsigned long count, submit; + + igt_require(intel_gen(intel_get_drm_devid(i915)) >= 8); + igt_require(gem_class_can_store_dword(i915, e->class)); + + fcntl(i915, F_SETFL, fcntl(i915, F_GETFL) | O_NONBLOCK); + + submit = 3 * target; + submit *= NSEC_PER_SEC; + submit /= 2 * delay; + + /* + * Submit a few long chains of individually short pieces of work + * against a shared object. + */ + for (count = 0; count < submit;) { + execbuf.rsvd1 = vm_clone(i915); + if (!execbuf.rsvd1) + break; + + batch[1] = obj; + while (__execbuf(i915, &execbuf) == 0) + count++; + gem_context_destroy(i915, execbuf.rsvd1); + } + + execbuf.flags |= I915_EXEC_FENCE_OUT; + execbuf.rsvd1 = 0; + batch[1] = batch[0]; + batch[1].flags &= ~EXEC_OBJECT_WRITE; + batch[0].handle = handle; + assert(batch[0].flags & EXEC_OBJECT_WRITE); + gem_execbuf_wr(i915, &execbuf); + + gem_close(i915, obj.handle); + + /* And pass the resulting end fence out. */ + *fence = execbuf.rsvd2 >> 32; + + return handle; +} + +static void +far_fence(int i915, int timeout, const struct intel_execution_engine2 *e) +{ + int fence = -1; + uint32_t handle = + far_delay(i915, NSEC_PER_SEC / 250, timeout, e, &fence); + + gem_close(i915, handle); + + igt_assert_eq(sync_fence_wait(fence, -1), 0); + + /* + * Many short pieces of work simulating independent clients working and + * presenting work to a consumer should not be interrupted by the + * watchdog. + * + * TODO/FIXME: Opens: + * + * 1) + * Missing fence error propagation means consumer may fail to notice + * the work hasn't actually been executed. + * + * There is also no clear agreement on whether error propagation is + * desired or not. + * + * 2) + * This assert could instead check that fence status is in error, if + * it will be accepted this kind of workload should suddenly start + * failing. Depends if the desire is to test watchdog could break + * existing userspace or whether it is acceptable to silently not + * execute workloads. + * + * 3) + * Implement subtest which actually renders to a shared buffer so + * watchdog effect on rendering result can also be demonstrated. + */ + igt_assert_eq(sync_fence_status(fence), 1); + + close(fence); +} + igt_main { + const struct intel_execution_engine2 *e; int i915 = -1; igt_fixture { @@ -370,6 +673,13 @@ igt_main virtual(i915); } + igt_subtest_with_dynamic("far-fence") { + __for_each_physical_engine(i915, e) { + igt_dynamic_f("%s", e->name) + far_fence(i915, default_timeout_wait_s * 3, e); + } + } + igt_fixture { close(i915); } -- 2.27.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply related [flat|nested] 14+ messages in thread
* [igt-dev] [PATCH i-g-t 3/3] tests/i915/gem_watchdog: Exercise long rendering chains @ 2021-03-18 16:24 ` Tvrtko Ursulin 0 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-18 16:24 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Test to demonstrate a problem with the proposed default fence expiry semantics where long rendering chain get silently broken. If we had fence error propagation (no clear agreement whether to do it or not) maybe userspace would see if, assuming fence status is looked at, but overall potential rendering corruption is the story in any case. Note that this is not a single long batch but just a long queue of work which. Could be viewed as heavy system load as well (like virtualisation or other types of resource sharing). Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> --- tests/i915/gem_watchdog.c | 310 ++++++++++++++++++++++++++++++++++++++ 1 file changed, 310 insertions(+) diff --git a/tests/i915/gem_watchdog.c b/tests/i915/gem_watchdog.c index f86d3d4c7437..8f9fb17750fb 100644 --- a/tests/i915/gem_watchdog.c +++ b/tests/i915/gem_watchdog.c @@ -23,6 +23,8 @@ #include "config.h" +#include <fcntl.h> +#include <sys/ioctl.h> #include <stdio.h> #include <unistd.h> #include <sched.h> @@ -321,8 +323,309 @@ static void virtual(int i915) igt_assert_eq(count, expect); } +#define MI_INSTR(opcode, flags) (((opcode) << 23) | (flags)) + +#define MI_MATH(x) MI_INSTR(0x1a, (x) - 1) +#define MI_MATH_INSTR(opcode, op1, op2) ((opcode) << 20 | (op1) << 10 | (op2)) +/* Opcodes for MI_MATH_INSTR */ +#define MI_MATH_NOOP MI_MATH_INSTR(0x000, 0x0, 0x0) +#define MI_MATH_LOAD(op1, op2) MI_MATH_INSTR(0x080, op1, op2) +#define MI_MATH_LOADINV(op1, op2) MI_MATH_INSTR(0x480, op1, op2) +#define MI_MATH_LOAD0(op1) MI_MATH_INSTR(0x081, op1) +#define MI_MATH_LOAD1(op1) MI_MATH_INSTR(0x481, op1) +#define MI_MATH_ADD MI_MATH_INSTR(0x100, 0x0, 0x0) +#define MI_MATH_SUB MI_MATH_INSTR(0x101, 0x0, 0x0) +#define MI_MATH_AND MI_MATH_INSTR(0x102, 0x0, 0x0) +#define MI_MATH_OR MI_MATH_INSTR(0x103, 0x0, 0x0) +#define MI_MATH_XOR MI_MATH_INSTR(0x104, 0x0, 0x0) +#define MI_MATH_STORE(op1, op2) MI_MATH_INSTR(0x180, op1, op2) +#define MI_MATH_STOREINV(op1, op2) MI_MATH_INSTR(0x580, op1, op2) +/* Registers used as operands in MI_MATH_INSTR */ +#define MI_MATH_REG(x) (x) +#define MI_MATH_REG_SRCA 0x20 +#define MI_MATH_REG_SRCB 0x21 +#define MI_MATH_REG_ACCU 0x31 +#define MI_MATH_REG_ZF 0x32 +#define MI_MATH_REG_CF 0x33 + +#define MI_LOAD_REGISTER_REG MI_INSTR(0x2A, 1) + +static unsigned int offset_in_page(void *addr) +{ + return (uintptr_t)addr & 4095; +} + +static uint64_t div64_u64_round_up(uint64_t x, uint64_t y) +{ + return (x + y - 1) / y; +} + +static int read_timestamp_frequency(int i915) +{ + int value = 0; + drm_i915_getparam_t gp = { + .value = &value, + .param = I915_PARAM_CS_TIMESTAMP_FREQUENCY, + }; + ioctl(i915, DRM_IOCTL_I915_GETPARAM, &gp); + return value; +} + +static uint64_t ns_to_ticks(int i915, uint64_t ns) +{ + return div64_u64_round_up(ns * read_timestamp_frequency(i915), + NSEC_PER_SEC); +} + +static uint32_t __batch_create(int i915, uint32_t offset) +{ + const uint32_t bbe = MI_BATCH_BUFFER_END; + uint32_t handle; + + handle = gem_create(i915, ALIGN(offset + 4, 4096)); + gem_write(i915, handle, offset, &bbe, sizeof(bbe)); + + return handle; +} + +static uint32_t batch_create(int i915) +{ + return __batch_create(i915, 0); +} + +static void delay(int i915, + const struct intel_execution_engine2 *e, + uint32_t handle, + uint64_t addr, + uint64_t ns) +{ + const int use_64b = intel_gen(intel_get_drm_devid(i915)) >= 8; + const uint32_t base = gem_engine_mmio_base(i915, e->name); +#define CS_GPR(x) (base + 0x600 + 8 * (x)) +#define RUNTIME (base + 0x3a8) + enum { START_TS, NOW_TS }; + uint32_t *map, *cs, *jmp; + + igt_require(base); + + /* Loop until CTX_TIMESTAMP - initial > @ns */ + + cs = map = gem_mmap__device_coherent(i915, handle, 0, 4096, PROT_WRITE); + + *cs++ = MI_LOAD_REGISTER_IMM; + *cs++ = CS_GPR(START_TS) + 4; + *cs++ = 0; + *cs++ = MI_LOAD_REGISTER_REG; + *cs++ = RUNTIME; + *cs++ = CS_GPR(START_TS); + + while (offset_in_page(cs) & 63) + *cs++ = 0; + jmp = cs; + + *cs++ = 0x5 << 23; /* MI_ARB_CHECK */ + + *cs++ = MI_LOAD_REGISTER_IMM; + *cs++ = CS_GPR(NOW_TS) + 4; + *cs++ = 0; + *cs++ = MI_LOAD_REGISTER_REG; + *cs++ = RUNTIME; + *cs++ = CS_GPR(NOW_TS); + + /* delta = now - start; inverted to match COND_BBE */ + *cs++ = MI_MATH(4); + *cs++ = MI_MATH_LOAD(MI_MATH_REG_SRCA, MI_MATH_REG(NOW_TS)); + *cs++ = MI_MATH_LOAD(MI_MATH_REG_SRCB, MI_MATH_REG(START_TS)); + *cs++ = MI_MATH_SUB; + *cs++ = MI_MATH_STOREINV(MI_MATH_REG(NOW_TS), MI_MATH_REG_ACCU); + + /* Save delta for reading by COND_BBE */ + *cs++ = 0x24 << 23 | (1 + use_64b); /* SRM */ + *cs++ = CS_GPR(NOW_TS); + *cs++ = addr + 4000; + *cs++ = addr >> 32; + + /* Delay between SRM and COND_BBE to post the writes */ + for (int n = 0; n < 8; n++) { + *cs++ = MI_STORE_DWORD_IMM; + if (use_64b) { + *cs++ = addr + 4064; + *cs++ = addr >> 32; + } else { + *cs++ = 0; + *cs++ = addr + 4064; + } + *cs++ = 0; + } + + /* Break if delta > ns */ + *cs++ = MI_COND_BATCH_BUFFER_END | MI_DO_COMPARE | (1 + use_64b); + *cs++ = ~ns_to_ticks(i915, ns); + *cs++ = addr + 4000; + *cs++ = addr >> 32; + + /* Otherwise back to recalculating delta */ + *cs++ = MI_BATCH_BUFFER_START | 1 << 8 | use_64b; + *cs++ = addr + offset_in_page(jmp); + *cs++ = addr >> 32; + + munmap(map, 4096); +} + +static struct drm_i915_gem_exec_object2 +delay_create(int i915, uint32_t ctx, + const struct intel_execution_engine2 *e, + uint64_t target_ns) +{ + struct drm_i915_gem_exec_object2 obj = { + .handle = batch_create(i915), + .flags = EXEC_OBJECT_SUPPORTS_48B_ADDRESS, + }; + struct drm_i915_gem_execbuffer2 execbuf = { + .buffers_ptr = to_user_pointer(&obj), + .buffer_count = 1, + .rsvd1 = ctx, + .flags = e->flags, + }; + + obj.offset = obj.handle << 12; + gem_execbuf(i915, &execbuf); + gem_sync(i915, obj.handle); + + delay(i915, e, obj.handle, obj.offset, target_ns); + + obj.flags |= EXEC_OBJECT_PINNED; + return obj; +} + +static uint32_t vm_clone(int i915) +{ + uint32_t ctx = 0; + __gem_context_clone(i915, 0, + I915_CONTEXT_CLONE_VM | + I915_CONTEXT_CLONE_ENGINES, + I915_CONTEXT_CREATE_FLAGS_SINGLE_TIMELINE, + &ctx); + return ctx; +} + +static int __execbuf(int i915, struct drm_i915_gem_execbuffer2 *execbuf) +{ + int err; + + err = 0; + if (ioctl(i915, DRM_IOCTL_I915_GEM_EXECBUFFER2, execbuf)) { + err = -errno; + igt_assume(err); + } + + errno = 0; + return err; +} + +static uint32_t +far_delay(int i915, unsigned long delay, unsigned int target, + const struct intel_execution_engine2 *e, int *fence) +{ + struct drm_i915_gem_exec_object2 obj = delay_create(i915, 0, e, delay); + struct drm_i915_gem_exec_object2 batch[2] = { + { + .handle = batch_create(i915), + .flags = EXEC_OBJECT_WRITE, + } + }; + struct drm_i915_gem_execbuffer2 execbuf = { + .buffers_ptr = to_user_pointer(batch), + .buffer_count = 2, + .flags = e->flags, + }; + uint32_t handle = gem_create(i915, 4096); + unsigned long count, submit; + + igt_require(intel_gen(intel_get_drm_devid(i915)) >= 8); + igt_require(gem_class_can_store_dword(i915, e->class)); + + fcntl(i915, F_SETFL, fcntl(i915, F_GETFL) | O_NONBLOCK); + + submit = 3 * target; + submit *= NSEC_PER_SEC; + submit /= 2 * delay; + + /* + * Submit a few long chains of individually short pieces of work + * against a shared object. + */ + for (count = 0; count < submit;) { + execbuf.rsvd1 = vm_clone(i915); + if (!execbuf.rsvd1) + break; + + batch[1] = obj; + while (__execbuf(i915, &execbuf) == 0) + count++; + gem_context_destroy(i915, execbuf.rsvd1); + } + + execbuf.flags |= I915_EXEC_FENCE_OUT; + execbuf.rsvd1 = 0; + batch[1] = batch[0]; + batch[1].flags &= ~EXEC_OBJECT_WRITE; + batch[0].handle = handle; + assert(batch[0].flags & EXEC_OBJECT_WRITE); + gem_execbuf_wr(i915, &execbuf); + + gem_close(i915, obj.handle); + + /* And pass the resulting end fence out. */ + *fence = execbuf.rsvd2 >> 32; + + return handle; +} + +static void +far_fence(int i915, int timeout, const struct intel_execution_engine2 *e) +{ + int fence = -1; + uint32_t handle = + far_delay(i915, NSEC_PER_SEC / 250, timeout, e, &fence); + + gem_close(i915, handle); + + igt_assert_eq(sync_fence_wait(fence, -1), 0); + + /* + * Many short pieces of work simulating independent clients working and + * presenting work to a consumer should not be interrupted by the + * watchdog. + * + * TODO/FIXME: Opens: + * + * 1) + * Missing fence error propagation means consumer may fail to notice + * the work hasn't actually been executed. + * + * There is also no clear agreement on whether error propagation is + * desired or not. + * + * 2) + * This assert could instead check that fence status is in error, if + * it will be accepted this kind of workload should suddenly start + * failing. Depends if the desire is to test watchdog could break + * existing userspace or whether it is acceptable to silently not + * execute workloads. + * + * 3) + * Implement subtest which actually renders to a shared buffer so + * watchdog effect on rendering result can also be demonstrated. + */ + igt_assert_eq(sync_fence_status(fence), 1); + + close(fence); +} + igt_main { + const struct intel_execution_engine2 *e; int i915 = -1; igt_fixture { @@ -370,6 +673,13 @@ igt_main virtual(i915); } + igt_subtest_with_dynamic("far-fence") { + __for_each_physical_engine(i915, e) { + igt_dynamic_f("%s", e->name) + far_fence(i915, default_timeout_wait_s * 3, e); + } + } + igt_fixture { close(i915); } -- 2.27.0 _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply related [flat|nested] 14+ messages in thread
* Re: [Intel-gfx] [igt-dev] [PATCH i-g-t 3/3] tests/i915/gem_watchdog: Exercise long rendering chains 2021-03-18 16:24 ` [igt-dev] " Tvrtko Ursulin (?) @ 2021-03-30 15:40 ` Matthew Auld -1 siblings, 0 replies; 14+ messages in thread From: Matthew Auld @ 2021-03-30 15:40 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: igt-dev, Intel Graphics Development On Thu, 18 Mar 2021 at 16:24, Tvrtko Ursulin <tvrtko.ursulin@linux.intel.com> wrote: > > From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> > > Test to demonstrate a problem with the proposed default fence expiry > semantics where long rendering chain get silently broken. > > If we had fence error propagation (no clear agreement whether to do it or > not) maybe userspace would see if, assuming fence status is looked at, but > overall potential rendering corruption is the story in any case. > > Note that this is not a single long batch but just a long queue of work > which. Could be viewed as heavy system load as well (like virtualisation > or other types of resource sharing). > > Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Reviewed-by: Matthew Auld <matthew.auld@intel.com> _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply [flat|nested] 14+ messages in thread
* [igt-dev] ✓ Fi.CI.BAT: success for Default fence expiration test (rev2) 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin ` (3 preceding siblings ...) (?) @ 2021-03-18 17:57 ` Patchwork -1 siblings, 0 replies; 14+ messages in thread From: Patchwork @ 2021-03-18 17:57 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: igt-dev [-- Attachment #1.1: Type: text/plain, Size: 2174 bytes --] == Series Details == Series: Default fence expiration test (rev2) URL : https://patchwork.freedesktop.org/series/88012/ State : success == Summary == CI Bug Log - changes from IGT_6038 -> IGTPW_5624 ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/index.html Known issues ------------ Here are the changes found in IGTPW_5624 that come from known issues: ### IGT changes ### #### Issues hit #### * igt@kms_chamelium@dp-crc-fast: - fi-kbl-7500u: [PASS][1] -> [FAIL][2] ([i915#1372]) [1]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/fi-kbl-7500u/igt@kms_chamelium@dp-crc-fast.html [2]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/fi-kbl-7500u/igt@kms_chamelium@dp-crc-fast.html #### Possible fixes #### * igt@gem_tiled_blits@basic: - fi-kbl-8809g: [TIMEOUT][3] ([i915#2502] / [i915#3145]) -> [PASS][4] [3]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/fi-kbl-8809g/igt@gem_tiled_blits@basic.html [4]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/fi-kbl-8809g/igt@gem_tiled_blits@basic.html [i915#1372]: https://gitlab.freedesktop.org/drm/intel/issues/1372 [i915#2502]: https://gitlab.freedesktop.org/drm/intel/issues/2502 [i915#3145]: https://gitlab.freedesktop.org/drm/intel/issues/3145 Participating hosts (44 -> 39) ------------------------------ Missing (5): fi-ilk-m540 fi-hsw-4200u fi-bsw-cyan fi-dg1-1 fi-bdw-samus Build changes ------------- * CI: CI-20190529 -> None * IGT: IGT_6038 -> IGTPW_5624 CI-20190529: 20190529 CI_DRM_9870: a9a5ed8d2432e5335e6c26118cefb2cfff28ae37 @ git://anongit.freedesktop.org/gfx-ci/linux IGTPW_5624: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/index.html IGT_6038: e2f0d31702e95837dbc2df66949e643284e29dea @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools == Testlist changes == +igt@gem_watchdog@default-physical +igt@gem_watchdog@default-virtual +igt@gem_watchdog@far-fence == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/index.html [-- Attachment #1.2: Type: text/html, Size: 2803 bytes --] [-- Attachment #2: Type: text/plain, Size: 154 bytes --] _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 14+ messages in thread
* [igt-dev] ✓ Fi.CI.IGT: success for Default fence expiration test (rev2) 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin ` (4 preceding siblings ...) (?) @ 2021-03-18 22:44 ` Patchwork -1 siblings, 0 replies; 14+ messages in thread From: Patchwork @ 2021-03-18 22:44 UTC (permalink / raw) To: Tvrtko Ursulin; +Cc: igt-dev [-- Attachment #1.1: Type: text/plain, Size: 30254 bytes --] == Series Details == Series: Default fence expiration test (rev2) URL : https://patchwork.freedesktop.org/series/88012/ State : success == Summary == CI Bug Log - changes from IGT_6038_full -> IGTPW_5624_full ==================================================== Summary ------- **SUCCESS** No regressions found. External URL: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/index.html Possible new issues ------------------- Here are the unknown changes that may have been introduced in IGTPW_5624_full: ### IGT changes ### #### Possible regressions #### * {igt@gem_watchdog@default-physical} (NEW): - shard-tglb: NOTRUN -> [FAIL][1] +1 similar issue [1]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb5/igt@gem_watchdog@default-physical.html - shard-glk: NOTRUN -> [FAIL][2] +1 similar issue [2]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk1/igt@gem_watchdog@default-physical.html - shard-apl: NOTRUN -> [FAIL][3] +1 similar issue [3]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl7/igt@gem_watchdog@default-physical.html - shard-kbl: NOTRUN -> [FAIL][4] +1 similar issue [4]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl6/igt@gem_watchdog@default-physical.html - shard-iclb: NOTRUN -> [FAIL][5] +1 similar issue [5]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb8/igt@gem_watchdog@default-physical.html New tests --------- New tests have been introduced between IGT_6038_full and IGTPW_5624_full: ### New IGT tests (8) ### * igt@gem_watchdog@default-physical: - Statuses : 5 fail(s) 1 skip(s) - Exec time: [0.00, 13.22] s * igt@gem_watchdog@default-virtual: - Statuses : 5 fail(s) 1 skip(s) - Exec time: [0.0, 13.21] s * igt@gem_watchdog@far-fence: - Statuses : - Exec time: [None] s * igt@gem_watchdog@far-fence@bcs0: - Statuses : 4 pass(s) 1 skip(s) - Exec time: [0.00, 78.55] s * igt@gem_watchdog@far-fence@rcs0: - Statuses : 4 pass(s) 1 skip(s) - Exec time: [0.00, 77.94] s * igt@gem_watchdog@far-fence@vcs0: - Statuses : 4 pass(s) 1 skip(s) - Exec time: [0.00, 78.58] s * igt@gem_watchdog@far-fence@vcs1: - Statuses : 2 pass(s) - Exec time: [55.65, 58.37] s * igt@gem_watchdog@far-fence@vecs0: - Statuses : 4 pass(s) - Exec time: [55.63, 78.62] s Known issues ------------ Here are the changes found in IGTPW_5624_full that come from known issues: ### IGT changes ### #### Issues hit #### * igt@feature_discovery@display-2x: - shard-tglb: NOTRUN -> [SKIP][6] ([i915#1839]) [6]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb1/igt@feature_discovery@display-2x.html - shard-iclb: NOTRUN -> [SKIP][7] ([i915#1839]) [7]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb8/igt@feature_discovery@display-2x.html * igt@gem_ctx_persistence@legacy-engines-queued: - shard-snb: NOTRUN -> [SKIP][8] ([fdo#109271] / [i915#1099]) +8 similar issues [8]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-snb6/igt@gem_ctx_persistence@legacy-engines-queued.html * igt@gem_exec_balancer@hang: - shard-iclb: [PASS][9] -> [INCOMPLETE][10] ([i915#1895] / [i915#3031]) [9]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb7/igt@gem_exec_balancer@hang.html [10]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@gem_exec_balancer@hang.html * igt@gem_exec_fair@basic-none@rcs0: - shard-glk: NOTRUN -> [FAIL][11] ([i915#2842]) [11]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk7/igt@gem_exec_fair@basic-none@rcs0.html * igt@gem_exec_fair@basic-none@vcs0: - shard-kbl: NOTRUN -> [FAIL][12] ([i915#2842]) +2 similar issues [12]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl3/igt@gem_exec_fair@basic-none@vcs0.html - shard-tglb: NOTRUN -> [FAIL][13] ([i915#2842]) +4 similar issues [13]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@gem_exec_fair@basic-none@vcs0.html * igt@gem_exec_fair@basic-pace@vcs1: - shard-iclb: NOTRUN -> [FAIL][14] ([i915#2842]) +4 similar issues [14]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb1/igt@gem_exec_fair@basic-pace@vcs1.html * igt@gem_exec_reloc@basic-many-active@rcs0: - shard-apl: NOTRUN -> [FAIL][15] ([i915#2389]) [15]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl8/igt@gem_exec_reloc@basic-many-active@rcs0.html - shard-glk: [PASS][16] -> [FAIL][17] ([i915#2389]) [16]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-glk3/igt@gem_exec_reloc@basic-many-active@rcs0.html [17]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk6/igt@gem_exec_reloc@basic-many-active@rcs0.html * igt@gem_exec_reloc@basic-many-active@vcs1: - shard-iclb: NOTRUN -> [FAIL][18] ([i915#2389]) [18]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb1/igt@gem_exec_reloc@basic-many-active@vcs1.html * igt@gem_exec_schedule@u-fairslice@vcs0: - shard-tglb: [PASS][19] -> [DMESG-WARN][20] ([i915#2803]) [19]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-tglb5/igt@gem_exec_schedule@u-fairslice@vcs0.html [20]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb8/igt@gem_exec_schedule@u-fairslice@vcs0.html * igt@gem_exec_whisper@basic-fds: - shard-glk: [PASS][21] -> [DMESG-WARN][22] ([i915#118] / [i915#95]) [21]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-glk6/igt@gem_exec_whisper@basic-fds.html [22]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk3/igt@gem_exec_whisper@basic-fds.html * igt@gem_pread@exhaustion: - shard-tglb: NOTRUN -> [WARN][23] ([i915#2658]) [23]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb5/igt@gem_pread@exhaustion.html - shard-glk: NOTRUN -> [WARN][24] ([i915#2658]) [24]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk4/igt@gem_pread@exhaustion.html - shard-apl: NOTRUN -> [WARN][25] ([i915#2658]) [25]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl1/igt@gem_pread@exhaustion.html - shard-iclb: NOTRUN -> [WARN][26] ([i915#2658]) [26]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb4/igt@gem_pread@exhaustion.html - shard-kbl: NOTRUN -> [WARN][27] ([i915#2658]) [27]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl1/igt@gem_pread@exhaustion.html * igt@gem_pwrite@basic-exhaustion: - shard-snb: NOTRUN -> [WARN][28] ([i915#2658]) +1 similar issue [28]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-snb2/igt@gem_pwrite@basic-exhaustion.html * igt@gem_userptr_blits@input-checking: - shard-apl: NOTRUN -> [DMESG-WARN][29] ([i915#3002]) [29]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl2/igt@gem_userptr_blits@input-checking.html * igt@gem_userptr_blits@process-exit-mmap@wb: - shard-apl: NOTRUN -> [SKIP][30] ([fdo#109271] / [i915#1699]) +7 similar issues [30]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl3/igt@gem_userptr_blits@process-exit-mmap@wb.html * igt@gem_userptr_blits@vma-merge: - shard-apl: NOTRUN -> [INCOMPLETE][31] ([i915#2502] / [i915#2667]) [31]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl8/igt@gem_userptr_blits@vma-merge.html * igt@gen9_exec_parse@allowed-single: - shard-tglb: NOTRUN -> [SKIP][32] ([fdo#112306]) [32]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb8/igt@gen9_exec_parse@allowed-single.html - shard-iclb: NOTRUN -> [SKIP][33] ([fdo#112306]) +1 similar issue [33]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb3/igt@gen9_exec_parse@allowed-single.html * igt@i915_pm_dc@dc6-psr: - shard-iclb: [PASS][34] -> [FAIL][35] ([i915#454]) [34]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb6/igt@i915_pm_dc@dc6-psr.html [35]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb6/igt@i915_pm_dc@dc6-psr.html * igt@kms_big_fb@linear-16bpp-rotate-270: - shard-tglb: NOTRUN -> [SKIP][36] ([fdo#111614]) [36]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@kms_big_fb@linear-16bpp-rotate-270.html - shard-iclb: NOTRUN -> [SKIP][37] ([fdo#110725] / [fdo#111614]) [37]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb7/igt@kms_big_fb@linear-16bpp-rotate-270.html * igt@kms_big_fb@yf-tiled-addfb-size-overflow: - shard-tglb: NOTRUN -> [SKIP][38] ([fdo#111615]) +3 similar issues [38]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@kms_big_fb@yf-tiled-addfb-size-overflow.html * igt@kms_ccs@pipe-d-random-ccs-data: - shard-glk: NOTRUN -> [SKIP][39] ([fdo#109271]) +55 similar issues [39]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk5/igt@kms_ccs@pipe-d-random-ccs-data.html * igt@kms_chamelium@hdmi-edid-change-during-suspend: - shard-apl: NOTRUN -> [SKIP][40] ([fdo#109271] / [fdo#111827]) +23 similar issues [40]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl1/igt@kms_chamelium@hdmi-edid-change-during-suspend.html * igt@kms_chamelium@hdmi-hpd-enable-disable-mode: - shard-snb: NOTRUN -> [SKIP][41] ([fdo#109271] / [fdo#111827]) +20 similar issues [41]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-snb2/igt@kms_chamelium@hdmi-hpd-enable-disable-mode.html * igt@kms_color@pipe-c-ctm-0-25: - shard-iclb: NOTRUN -> [FAIL][42] ([i915#1149] / [i915#315]) [42]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb7/igt@kms_color@pipe-c-ctm-0-25.html - shard-tglb: NOTRUN -> [FAIL][43] ([i915#1149] / [i915#315]) [43]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@kms_color@pipe-c-ctm-0-25.html * igt@kms_color_chamelium@pipe-a-ctm-0-5: - shard-iclb: NOTRUN -> [SKIP][44] ([fdo#109284] / [fdo#111827]) +4 similar issues [44]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb7/igt@kms_color_chamelium@pipe-a-ctm-0-5.html - shard-glk: NOTRUN -> [SKIP][45] ([fdo#109271] / [fdo#111827]) +4 similar issues [45]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk6/igt@kms_color_chamelium@pipe-a-ctm-0-5.html * igt@kms_color_chamelium@pipe-a-degamma: - shard-kbl: NOTRUN -> [SKIP][46] ([fdo#109271] / [fdo#111827]) +4 similar issues [46]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl2/igt@kms_color_chamelium@pipe-a-degamma.html * igt@kms_color_chamelium@pipe-b-ctm-green-to-red: - shard-tglb: NOTRUN -> [SKIP][47] ([fdo#109284] / [fdo#111827]) +5 similar issues [47]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb3/igt@kms_color_chamelium@pipe-b-ctm-green-to-red.html * igt@kms_content_protection@uevent: - shard-kbl: NOTRUN -> [FAIL][48] ([i915#2105]) [48]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl7/igt@kms_content_protection@uevent.html - shard-tglb: NOTRUN -> [SKIP][49] ([fdo#111828]) [49]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@kms_content_protection@uevent.html - shard-apl: NOTRUN -> [FAIL][50] ([i915#2105]) [50]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl3/igt@kms_content_protection@uevent.html - shard-iclb: NOTRUN -> [SKIP][51] ([fdo#109300] / [fdo#111066]) [51]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb3/igt@kms_content_protection@uevent.html * igt@kms_cursor_crc@pipe-b-cursor-512x512-rapid-movement: - shard-iclb: NOTRUN -> [SKIP][52] ([fdo#109278] / [fdo#109279]) +1 similar issue [52]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb3/igt@kms_cursor_crc@pipe-b-cursor-512x512-rapid-movement.html * igt@kms_cursor_crc@pipe-d-cursor-512x512-offscreen: - shard-tglb: NOTRUN -> [SKIP][53] ([fdo#109279]) +2 similar issues [53]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb1/igt@kms_cursor_crc@pipe-d-cursor-512x512-offscreen.html * igt@kms_cursor_legacy@flip-vs-cursor-atomic: - shard-tglb: [PASS][54] -> [FAIL][55] ([i915#2346]) [54]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-tglb1/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html [55]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb1/igt@kms_cursor_legacy@flip-vs-cursor-atomic.html * igt@kms_cursor_legacy@flip-vs-cursor-busy-crc-atomic: - shard-apl: NOTRUN -> [DMESG-FAIL][56] ([IGT#6]) [56]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl8/igt@kms_cursor_legacy@flip-vs-cursor-busy-crc-atomic.html * igt@kms_fbcon_fbt@fbc-suspend: - shard-apl: [PASS][57] -> [INCOMPLETE][58] ([i915#180]) [57]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-apl3/igt@kms_fbcon_fbt@fbc-suspend.html [58]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl2/igt@kms_fbcon_fbt@fbc-suspend.html * igt@kms_flip@2x-dpms-vs-vblank-race-interruptible: - shard-iclb: NOTRUN -> [SKIP][59] ([fdo#109274]) +2 similar issues [59]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb6/igt@kms_flip@2x-dpms-vs-vblank-race-interruptible.html * igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@bc-hdmi-a1-hdmi-a2: - shard-glk: [PASS][60] -> [FAIL][61] ([i915#2122]) [60]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-glk6/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@bc-hdmi-a1-hdmi-a2.html [61]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk7/igt@kms_flip@2x-plain-flip-fb-recreate-interruptible@bc-hdmi-a1-hdmi-a2.html * igt@kms_flip@flip-vs-absolute-wf_vblank@a-edp1: - shard-tglb: NOTRUN -> [FAIL][62] ([i915#2122]) [62]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb1/igt@kms_flip@flip-vs-absolute-wf_vblank@a-edp1.html * igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-64bpp-ytile: - shard-apl: NOTRUN -> [SKIP][63] ([fdo#109271] / [i915#2642]) [63]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl2/igt@kms_flip_scaled_crc@flip-32bpp-ytile-to-64bpp-ytile.html * igt@kms_flip_scaled_crc@flip-32bpp-ytileccs-to-64bpp-ytile: - shard-snb: NOTRUN -> [SKIP][64] ([fdo#109271]) +444 similar issues [64]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-snb2/igt@kms_flip_scaled_crc@flip-32bpp-ytileccs-to-64bpp-ytile.html * igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytile: - shard-apl: NOTRUN -> [FAIL][65] ([i915#2641]) [65]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl1/igt@kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytile.html * igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-indfb-plflip-blt: - shard-tglb: NOTRUN -> [SKIP][66] ([fdo#111825]) +21 similar issues [66]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb1/igt@kms_frontbuffer_tracking@fbcpsr-2p-scndscrn-indfb-plflip-blt.html * igt@kms_frontbuffer_tracking@fbcpsr-2p-shrfb-fliptrack-mmap-gtt: - shard-iclb: NOTRUN -> [SKIP][67] ([fdo#109280]) +18 similar issues [67]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb3/igt@kms_frontbuffer_tracking@fbcpsr-2p-shrfb-fliptrack-mmap-gtt.html * igt@kms_frontbuffer_tracking@psr-1p-primscrn-spr-indfb-draw-mmap-cpu: - shard-kbl: NOTRUN -> [SKIP][68] ([fdo#109271]) +64 similar issues [68]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl4/igt@kms_frontbuffer_tracking@psr-1p-primscrn-spr-indfb-draw-mmap-cpu.html * igt@kms_pipe_b_c_ivb@enable-pipe-c-while-b-has-3-lanes: - shard-tglb: NOTRUN -> [SKIP][69] ([fdo#109289]) [69]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@kms_pipe_b_c_ivb@enable-pipe-c-while-b-has-3-lanes.html - shard-iclb: NOTRUN -> [SKIP][70] ([fdo#109289]) [70]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb5/igt@kms_pipe_b_c_ivb@enable-pipe-c-while-b-has-3-lanes.html * igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d: - shard-apl: NOTRUN -> [SKIP][71] ([fdo#109271] / [i915#533]) +2 similar issues [71]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl7/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d.html - shard-glk: NOTRUN -> [SKIP][72] ([fdo#109271] / [i915#533]) +1 similar issue [72]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk7/igt@kms_pipe_crc_basic@compare-crc-sanitycheck-pipe-d.html * igt@kms_pipe_crc_basic@hang-read-crc-pipe-d: - shard-kbl: NOTRUN -> [SKIP][73] ([fdo#109271] / [i915#533]) +1 similar issue [73]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl2/igt@kms_pipe_crc_basic@hang-read-crc-pipe-d.html * igt@kms_plane_alpha_blend@pipe-a-alpha-basic: - shard-apl: NOTRUN -> [FAIL][74] ([fdo#108145] / [i915#265]) +1 similar issue [74]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl1/igt@kms_plane_alpha_blend@pipe-a-alpha-basic.html * igt@kms_plane_alpha_blend@pipe-a-alpha-transparent-fb: - shard-apl: NOTRUN -> [FAIL][75] ([i915#265]) [75]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl3/igt@kms_plane_alpha_blend@pipe-a-alpha-transparent-fb.html * igt@kms_plane_alpha_blend@pipe-b-constant-alpha-max: - shard-glk: NOTRUN -> [FAIL][76] ([fdo#108145] / [i915#265]) [76]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk4/igt@kms_plane_alpha_blend@pipe-b-constant-alpha-max.html - shard-kbl: NOTRUN -> [FAIL][77] ([fdo#108145] / [i915#265]) [77]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl7/igt@kms_plane_alpha_blend@pipe-b-constant-alpha-max.html * igt@kms_plane_alpha_blend@pipe-d-constant-alpha-max: - shard-iclb: NOTRUN -> [SKIP][78] ([fdo#109278]) +11 similar issues [78]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb8/igt@kms_plane_alpha_blend@pipe-d-constant-alpha-max.html * igt@kms_psr2_sf@overlay-primary-update-sf-dmg-area-5: - shard-apl: NOTRUN -> [SKIP][79] ([fdo#109271] / [i915#658]) +5 similar issues [79]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl7/igt@kms_psr2_sf@overlay-primary-update-sf-dmg-area-5.html * igt@kms_psr2_sf@plane-move-sf-dmg-area-2: - shard-glk: NOTRUN -> [SKIP][80] ([fdo#109271] / [i915#658]) [80]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk6/igt@kms_psr2_sf@plane-move-sf-dmg-area-2.html - shard-iclb: NOTRUN -> [SKIP][81] ([i915#658]) [81]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb7/igt@kms_psr2_sf@plane-move-sf-dmg-area-2.html - shard-kbl: NOTRUN -> [SKIP][82] ([fdo#109271] / [i915#658]) [82]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl4/igt@kms_psr2_sf@plane-move-sf-dmg-area-2.html * igt@kms_psr@psr2_suspend: - shard-iclb: NOTRUN -> [SKIP][83] ([fdo#109441]) +1 similar issue [83]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb8/igt@kms_psr@psr2_suspend.html * igt@kms_setmode@basic: - shard-snb: NOTRUN -> [FAIL][84] ([i915#31]) [84]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-snb6/igt@kms_setmode@basic.html * igt@kms_vblank@pipe-d-ts-continuation-idle: - shard-apl: NOTRUN -> [SKIP][85] ([fdo#109271]) +271 similar issues [85]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl6/igt@kms_vblank@pipe-d-ts-continuation-idle.html * igt@kms_vrr@flipline: - shard-tglb: NOTRUN -> [SKIP][86] ([fdo#109502]) [86]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb3/igt@kms_vrr@flipline.html - shard-iclb: NOTRUN -> [SKIP][87] ([fdo#109502]) [87]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb4/igt@kms_vrr@flipline.html * igt@kms_writeback@writeback-fb-id: - shard-apl: NOTRUN -> [SKIP][88] ([fdo#109271] / [i915#2437]) [88]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl1/igt@kms_writeback@writeback-fb-id.html * igt@nouveau_crc@pipe-b-source-outp-complete: - shard-iclb: NOTRUN -> [SKIP][89] ([i915#2530]) +1 similar issue [89]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@nouveau_crc@pipe-b-source-outp-complete.html - shard-tglb: NOTRUN -> [SKIP][90] ([i915#2530]) +1 similar issue [90]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb2/igt@nouveau_crc@pipe-b-source-outp-complete.html * igt@prime_nv_api@i915_nv_reimport_twice_check_flink_name: - shard-tglb: NOTRUN -> [SKIP][91] ([fdo#109291]) +2 similar issues [91]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb1/igt@prime_nv_api@i915_nv_reimport_twice_check_flink_name.html - shard-iclb: NOTRUN -> [SKIP][92] ([fdo#109291]) [92]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb1/igt@prime_nv_api@i915_nv_reimport_twice_check_flink_name.html #### Possible fixes #### * igt@gem_eio@unwedge-stress: - shard-tglb: [TIMEOUT][93] ([i915#2369] / [i915#3063]) -> [PASS][94] [93]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-tglb7/igt@gem_eio@unwedge-stress.html [94]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb2/igt@gem_eio@unwedge-stress.html * igt@gem_exec_fair@basic-none-share@rcs0: - shard-tglb: [FAIL][95] ([i915#2842]) -> [PASS][96] +1 similar issue [95]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-tglb2/igt@gem_exec_fair@basic-none-share@rcs0.html [96]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@gem_exec_fair@basic-none-share@rcs0.html * igt@gem_exec_fair@basic-pace@bcs0: - shard-iclb: [FAIL][97] ([i915#2842]) -> [PASS][98] [97]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb7/igt@gem_exec_fair@basic-pace@bcs0.html [98]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb1/igt@gem_exec_fair@basic-pace@bcs0.html * igt@gem_exec_fair@basic-pace@rcs0: - shard-kbl: [FAIL][99] ([i915#2842]) -> [PASS][100] +1 similar issue [99]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-kbl3/igt@gem_exec_fair@basic-pace@rcs0.html [100]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl1/igt@gem_exec_fair@basic-pace@rcs0.html * igt@gem_exec_schedule@u-fairslice@rcs0: - shard-apl: [DMESG-WARN][101] ([i915#1610]) -> [PASS][102] [101]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-apl2/igt@gem_exec_schedule@u-fairslice@rcs0.html [102]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl6/igt@gem_exec_schedule@u-fairslice@rcs0.html * igt@gem_exec_whisper@basic-queues-priority: - shard-glk: [DMESG-WARN][103] ([i915#118] / [i915#95]) -> [PASS][104] [103]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-glk2/igt@gem_exec_whisper@basic-queues-priority.html [104]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk5/igt@gem_exec_whisper@basic-queues-priority.html * igt@gem_mmap_gtt@cpuset-big-copy-odd: - shard-iclb: [FAIL][105] ([i915#2428]) -> [PASS][106] [105]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb8/igt@gem_mmap_gtt@cpuset-big-copy-odd.html [106]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb6/igt@gem_mmap_gtt@cpuset-big-copy-odd.html * igt@kms_atomic_transition@plane-all-transition-nonblocking-fencing@dp-1-pipe-b: - shard-kbl: [FAIL][107] ([i915#3168]) -> [PASS][108] [107]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-kbl4/igt@kms_atomic_transition@plane-all-transition-nonblocking-fencing@dp-1-pipe-b.html [108]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl7/igt@kms_atomic_transition@plane-all-transition-nonblocking-fencing@dp-1-pipe-b.html * igt@kms_flip@flip-vs-suspend-interruptible@a-dp1: - shard-apl: [DMESG-WARN][109] ([i915#180]) -> [PASS][110] [109]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-apl2/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html [110]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-apl3/igt@kms_flip@flip-vs-suspend-interruptible@a-dp1.html * igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-shrfb-pgflip-blt: - shard-glk: [FAIL][111] ([i915#49]) -> [PASS][112] [111]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-glk3/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-shrfb-pgflip-blt.html [112]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk4/igt@kms_frontbuffer_tracking@fbc-2p-scndscrn-shrfb-pgflip-blt.html * igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-4: - shard-tglb: [DMESG-WARN][113] ([i915#402]) -> [PASS][114] [113]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-tglb1/igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-4.html [114]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@kms_psr2_sf@overlay-plane-update-sf-dmg-area-4.html * igt@kms_psr@psr2_primary_mmap_cpu: - shard-iclb: [SKIP][115] ([fdo#109441]) -> [PASS][116] [115]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb1/igt@kms_psr@psr2_primary_mmap_cpu.html [116]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@kms_psr@psr2_primary_mmap_cpu.html * igt@sysfs_clients@busy@vecs0: - shard-kbl: [FAIL][117] ([i915#3009]) -> [PASS][118] [117]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-kbl3/igt@sysfs_clients@busy@vecs0.html [118]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-kbl4/igt@sysfs_clients@busy@vecs0.html * igt@sysfs_clients@recycle-many: - shard-tglb: [FAIL][119] ([i915#3028]) -> [PASS][120] [119]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-tglb1/igt@sysfs_clients@recycle-many.html [120]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-tglb7/igt@sysfs_clients@recycle-many.html * igt@sysfs_clients@split-10@bcs0: - shard-glk: [SKIP][121] ([fdo#109271] / [i915#3026]) -> [PASS][122] [121]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-glk1/igt@sysfs_clients@split-10@bcs0.html [122]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-glk4/igt@sysfs_clients@split-10@bcs0.html #### Warnings #### * igt@i915_pm_rc6_residency@rc6-fence: - shard-iclb: [WARN][123] ([i915#1804] / [i915#2684]) -> [WARN][124] ([i915#2684]) [123]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb7/igt@i915_pm_rc6_residency@rc6-fence.html [124]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@i915_pm_rc6_residency@rc6-fence.html * igt@i915_pm_rc6_residency@rc6-idle: - shard-iclb: [WARN][125] ([i915#2684]) -> [WARN][126] ([i915#2681] / [i915#2684]) [125]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb5/igt@i915_pm_rc6_residency@rc6-idle.html [126]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb1/igt@i915_pm_rc6_residency@rc6-idle.html * igt@kms_content_protection@dp-mst-lic-type-0: - shard-iclb: [FAIL][127] ([i915#3144]) -> [SKIP][128] ([i915#3116]) [127]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb1/igt@kms_content_protection@dp-mst-lic-type-0.html [128]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb4/igt@kms_content_protection@dp-mst-lic-type-0.html * igt@kms_content_protection@dp-mst-type-1: - shard-iclb: [FAIL][129] ([i915#3137]) -> [SKIP][130] ([i915#3116]) [129]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb1/igt@kms_content_protection@dp-mst-type-1.html [130]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@kms_content_protection@dp-mst-type-1.html * igt@kms_content_protection@type1: - shard-iclb: [SKIP][131] ([fdo#109300] / [fdo#111066]) -> [FAIL][132] ([i915#3137]) [131]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb4/igt@kms_content_protection@type1.html [132]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb1/igt@kms_content_protection@type1.html * igt@kms_dp_dsc@basic-dsc-enable-edp: - shard-iclb: [SKIP][133] ([fdo#109349]) -> [DMESG-WARN][134] ([i915#1226]) [133]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb5/igt@kms_dp_dsc@basic-dsc-enable-edp.html [134]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@kms_dp_dsc@basic-dsc-enable-edp.html * igt@kms_psr2_sf@plane-move-sf-dmg-area-1: - shard-iclb: [SKIP][135] ([i915#658]) -> [SKIP][136] ([i915#2920]) [135]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb7/igt@kms_psr2_sf@plane-move-sf-dmg-area-1.html [136]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb2/igt@kms_psr2_sf@plane-move-sf-dmg-area-1.html * igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-3: - shard-iclb: [SKIP][137] ([i915#2920]) -> [SKIP][138] ([i915#658]) +2 similar issues [137]: https://intel-gfx-ci.01.org/tree/drm-tip/IGT_6038/shard-iclb2/igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-3.html [138]: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/shard-iclb4/igt@kms_psr2_sf@primary-plane-update-sf-dmg-area-3.html * igt@runner@aborted: - shard-kbl: ([FAIL][139], [FAIL][140], [FAIL][141]) ([i915#2724] / [i915#3002]) -> ([FAIL][142], [FAIL][143], [FAIL][144]) ([i915#2505] == Logs == For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_5624/index.html [-- Attachment #1.2: Type: text/html, Size: 33862 bytes --] [-- Attachment #2: Type: text/plain, Size: 154 bytes --] _______________________________________________ igt-dev mailing list igt-dev@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/igt-dev ^ permalink raw reply [flat|nested] 14+ messages in thread
* [Intel-gfx] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values @ 2021-03-31 11:02 Tvrtko Ursulin 2021-03-31 11:02 ` [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test Tvrtko Ursulin 0 siblings, 1 reply; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-31 11:02 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Add __igt_params_get for simple reading of modparams. v2: * Fix kerneldoc. (Matt) Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Reviewed-by: Matthew Auld <matthew.auld@intel.com> --- lib/igt_params.c | 26 ++++++++++++++++++++++++++ lib/igt_params.h | 2 ++ 2 files changed, 28 insertions(+) diff --git a/lib/igt_params.c b/lib/igt_params.c index c06416988baa..3dad317a56b2 100644 --- a/lib/igt_params.c +++ b/lib/igt_params.c @@ -156,6 +156,32 @@ int igt_params_open(int device) return params; } +/** + * __igt_params_get: + * @device: fd of the device + * @parameter: the name of the parameter to get + * + * This reads the value of the modparam. + * + * Returns: + * A nul-terminated string, must be freed by caller after use, or NULL + * on failure. + */ +char *__igt_params_get(int device, const char *parameter) +{ + char *str; + int dir; + + dir = igt_params_open(device); + if (dir < 0) + return NULL; + + str = igt_sysfs_get(dir, parameter); + close(dir); + + return str; +} + __attribute__((format(printf, 3, 0))) static bool __igt_params_set(int device, const char *parameter, const char *fmt, va_list ap, bool save) diff --git a/lib/igt_params.h b/lib/igt_params.h index bbd6f3ee6582..6494786f0696 100644 --- a/lib/igt_params.h +++ b/lib/igt_params.h @@ -28,6 +28,8 @@ int igt_params_open(int device); +char *__igt_params_get(int device, const char *parameter); + __attribute__((format(printf, 3, 4))) bool igt_params_set(int device, const char *parameter, const char *fmt, ...); -- 2.27.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply related [flat|nested] 14+ messages in thread
* [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test 2021-03-31 11:02 [Intel-gfx] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values Tvrtko Ursulin @ 2021-03-31 11:02 ` Tvrtko Ursulin 0 siblings, 0 replies; 14+ messages in thread From: Tvrtko Ursulin @ 2021-03-31 11:02 UTC (permalink / raw) To: igt-dev; +Cc: Intel-gfx From: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Basic test to check that default fence expiry works as expected. Relies on the modparam to run quicker. Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Reviewed-by: Matthew Auld <matthew.auld@intel.com> --- tests/Makefile.sources | 3 + tests/i915/gem_watchdog.c | 376 ++++++++++++++++++++++++++++++++++++++ tests/meson.build | 1 + 3 files changed, 380 insertions(+) create mode 100644 tests/i915/gem_watchdog.c diff --git a/tests/Makefile.sources b/tests/Makefile.sources index 4f24fb3a15a5..e992285fedc5 100644 --- a/tests/Makefile.sources +++ b/tests/Makefile.sources @@ -463,6 +463,9 @@ gem_userptr_blits_SOURCES = i915/gem_userptr_blits.c TESTS_progs += gem_wait gem_wait_SOURCES = i915/gem_wait.c +TESTS_progs += gem_watchdog +gem_exec_watchdog_SOURCES = i915/gem_watchdog.c + TESTS_progs += gem_workarounds gem_workarounds_SOURCES = i915/gem_workarounds.c diff --git a/tests/i915/gem_watchdog.c b/tests/i915/gem_watchdog.c new file mode 100644 index 000000000000..f86d3d4c7437 --- /dev/null +++ b/tests/i915/gem_watchdog.c @@ -0,0 +1,376 @@ +/* + * Copyright © 2021 Intel Corporation + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * the rights to use, copy, modify, merge, publish, distribute, sublicense, + * and/or sell copies of the Software, and to permit persons to whom the + * Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice (including the next + * paragraph) shall be included in all copies or substantial portions of the + * Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER + * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING + * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS + * IN THE SOFTWARE. + */ + +#include "config.h" + +#include <stdio.h> +#include <unistd.h> +#include <sched.h> + +#include "i915/gem.h" +#include "igt.h" +#include "igt_params.h" +#include "sw_sync.h" + +#define EWATCHDOG EINTR + +static struct drm_i915_query_engine_info *__engines__; + +static int __i915_query(int fd, struct drm_i915_query *q) +{ + if (igt_ioctl(fd, DRM_IOCTL_I915_QUERY, q)) + return -errno; + return 0; +} + +static int +__i915_query_items(int fd, struct drm_i915_query_item *items, uint32_t n_items) +{ + struct drm_i915_query q = { + .num_items = n_items, + .items_ptr = to_user_pointer(items), + }; + return __i915_query(fd, &q); +} + +#define i915_query_items(fd, items, n_items) do { \ + igt_assert_eq(__i915_query_items(fd, items, n_items), 0); \ + errno = 0; \ + } while (0) + +static unsigned int default_timeout_wait_s; +static const unsigned int watchdog_us = 500 * 1000; + +static unsigned int +wait_timeout(int i915, igt_spin_t **spin, unsigned int num_engines, + unsigned int wait_us, unsigned int expect) +{ + unsigned int count_idle = 0, count_fence = 0, count_started = 0, i; + bool started[num_engines]; + + memset(started, 0, sizeof(started)); + + while (count_started < num_engines) { + for (i = 0; i < num_engines; i++) { + if (started[i]) + continue; + + if (igt_spin_has_started(spin[i])) { + started[i] = true; + count_started++; + } + } + } + + igt_until_timeout(DIV_ROUND_UP(wait_us, USEC_PER_SEC)) { + usleep(watchdog_us / 2); + + for (i = 0, count_idle = 0; i < num_engines; i++) { + if (!gem_bo_busy(i915, spin[i]->handle)) + count_idle++; + } + + for (i = 0, count_fence = 0; i < num_engines; i++) { + if (sync_fence_status(spin[i]->out_fence)) + count_fence++; + } + + if (count_idle == num_engines) + break; + } + + if (count_idle < expect) { + for (i = 0; i < num_engines; i++) { + if (gem_bo_busy(i915, spin[i]->handle)) + igt_warn("Request %u/%u not cancelled!\n", + i + 1, num_engines); + } + } + + if (count_fence < expect) { + for (i = 0; i < num_engines; i++) { + if (!sync_fence_status(spin[i]->out_fence)) + igt_warn("Fence %u/%u not timed out!\n", + i + 1, num_engines); + } + } + + igt_assert_eq(count_idle, count_fence); + + return count_fence; +} + +static unsigned int spin_flags(void) +{ + return IGT_SPIN_POLL_RUN | IGT_SPIN_FENCE_OUT; +} + +static void physical(int i915) +{ + const unsigned int wait_us = default_timeout_wait_s * USEC_PER_SEC; + unsigned int num_engines = __engines__->num_engines, i, count; + const struct intel_execution_engine2 *e; + unsigned int expect = num_engines; + igt_spin_t *spin[num_engines]; + + i = 0; + __for_each_physical_engine(i915, e) { + spin[i] = igt_spin_new(i915, + .engine = e->flags, + .flags = spin_flags()); + i++; + } + + count = wait_timeout(i915, spin, num_engines, wait_us, expect); + + for (i = 0; i < num_engines; i++) + igt_spin_free(i915, spin[i]); + + igt_assert_eq(count, expect); +} + +static struct i915_engine_class_instance * +list_engines(unsigned int class, unsigned int *out) +{ + struct i915_engine_class_instance *ci; + unsigned int count = 0, size = 64, i; + + ci = malloc(size * sizeof(*ci)); + igt_assert(ci); + + for (i = 0; i < __engines__->num_engines; i++) { + struct drm_i915_engine_info *engine = + (struct drm_i915_engine_info *)&__engines__->engines[i]; + + if (class != engine->engine.engine_class) + continue; + + if (count == size) { + size *= 2; + ci = realloc(ci, size * sizeof(*ci)); + igt_assert(ci); + } + + ci[count++] = (struct i915_engine_class_instance){ + .engine_class = class, + .engine_instance = engine->engine.engine_instance, + }; + } + + if (!count) { + free(ci); + ci = NULL; + } + + *out = count; + return ci; +} + +static size_t sizeof_load_balance(int count) +{ + return offsetof(struct i915_context_engines_load_balance, + engines[count]); +} + +static size_t sizeof_param_engines(int count) +{ + return offsetof(struct i915_context_param_engines, + engines[count]); +} + +#define alloca0(sz) ({ size_t sz__ = (sz); memset(alloca(sz__), 0, sz__); }) + +static int __set_load_balancer(int i915, uint32_t ctx, + const struct i915_engine_class_instance *ci, + unsigned int count, + void *ext) +{ + struct i915_context_engines_load_balance *balancer = + alloca0(sizeof_load_balance(count)); + struct i915_context_param_engines *engines = + alloca0(sizeof_param_engines(count + 1)); + struct drm_i915_gem_context_param p = { + .ctx_id = ctx, + .param = I915_CONTEXT_PARAM_ENGINES, + .size = sizeof_param_engines(count + 1), + .value = to_user_pointer(engines) + }; + + balancer->base.name = I915_CONTEXT_ENGINES_EXT_LOAD_BALANCE; + balancer->base.next_extension = to_user_pointer(ext); + + igt_assert(count); + balancer->num_siblings = count; + memcpy(balancer->engines, ci, count * sizeof(*ci)); + + engines->extensions = to_user_pointer(balancer); + engines->engines[0].engine_class = + I915_ENGINE_CLASS_INVALID; + engines->engines[0].engine_instance = + I915_ENGINE_CLASS_INVALID_NONE; + memcpy(engines->engines + 1, ci, count * sizeof(*ci)); + + return __gem_context_set_param(i915, &p); +} + +static void set_load_balancer(int i915, uint32_t ctx, + const struct i915_engine_class_instance *ci, + unsigned int count, + void *ext) +{ + igt_assert_eq(__set_load_balancer(i915, ctx, ci, count, ext), 0); +} + +static void ctx_set_vm(int i915, uint32_t ctx, uint32_t vm) +{ + struct drm_i915_gem_context_param arg = { + .param = I915_CONTEXT_PARAM_VM, + .ctx_id = ctx, + .value = vm, + }; + + gem_context_set_param(i915, &arg); +} + +static uint32_t ctx_get_vm(int i915, uint32_t ctx) +{ + struct drm_i915_gem_context_param arg; + + memset(&arg, 0, sizeof(arg)); + arg.param = I915_CONTEXT_PARAM_VM; + arg.ctx_id = ctx; + gem_context_get_param(i915, &arg); + igt_assert(arg.value); + + return arg.value; +} + +static void virtual(int i915) +{ + const unsigned int wait_us = default_timeout_wait_s * USEC_PER_SEC; + unsigned int num_engines = __engines__->num_engines, i, count; + igt_spin_t *spin[num_engines]; + unsigned int expect = num_engines; + uint32_t ctx[num_engines]; + uint32_t vm; + + igt_require(gem_has_execlists(i915)); + + igt_debug("%u virtual engines\n", num_engines); + igt_require(num_engines); + + i = 0; + for (int class = 0; class < 32; class++) { + struct i915_engine_class_instance *ci; + + ci = list_engines(class, &count); + if (!ci) + continue; + + for (int pass = 0; pass < count; pass++) { + igt_assert(sizeof(*ci) == sizeof(int)); + igt_permute_array(ci, count, igt_exchange_int); + + igt_assert(i < num_engines); + + ctx[i] = gem_context_create(i915); + + if (!i) + vm = ctx_get_vm(i915, ctx[i]); + else + ctx_set_vm(i915, ctx[i], vm); + + set_load_balancer(i915, ctx[i], ci, count, NULL); + + spin[i] = igt_spin_new(i915, + .ctx = ctx[i], + .flags = spin_flags()); + i++; + } + + free(ci); + } + + count = wait_timeout(i915, spin, num_engines, wait_us, expect); + + for (i = 0; i < num_engines && spin[i]; i++) { + gem_context_destroy(i915, ctx[i]); + igt_spin_free(i915, spin[i]); + } + + igt_assert_eq(count, expect); +} + +igt_main +{ + int i915 = -1; + + igt_fixture { + struct drm_i915_query_item item; + char *tmp; + + i915 = drm_open_driver_master(DRIVER_INTEL); + gem_submission_print_method(i915); + gem_scheduler_print_capability(i915); + + igt_require_gem(i915); + + tmp = __igt_params_get(i915, "request_timeout_ms"); + if (tmp) { + const unsigned int timeout = 1; + + igt_params_save_and_set(i915, "request_timeout_ms", + "%u", timeout * 1000); + default_timeout_wait_s = timeout * 5; + free(tmp); + } else { + default_timeout_wait_s = 12; + } + + i915 = gem_reopen_driver(i915); /* Apply modparam. */ + + __engines__ = malloc(4096); + igt_assert(__engines__); + memset(__engines__, 0, 4096); + memset(&item, 0, sizeof(item)); + item.query_id = DRM_I915_QUERY_ENGINE_INFO; + item.data_ptr = to_user_pointer(__engines__); + item.length = 4096; + i915_query_items(i915, &item, 1); + igt_assert(item.length >= 0); + igt_assert(item.length <= 4096); + igt_assert(__engines__->num_engines > 0); + } + + igt_subtest_group { + igt_subtest("default-physical") + physical(i915); + + igt_subtest("default-virtual") + virtual(i915); + } + + igt_fixture { + close(i915); + } +} diff --git a/tests/meson.build b/tests/meson.build index 15b674ed2d6f..55ea63806d87 100644 --- a/tests/meson.build +++ b/tests/meson.build @@ -220,6 +220,7 @@ i915_progs = [ 'gem_userptr_blits', 'gem_vm_create', 'gem_wait', + 'gem_watchdog', 'gem_workarounds', 'i915_fb_tiling', 'i915_getparams_basic', -- 2.27.0 _______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org https://lists.freedesktop.org/mailman/listinfo/intel-gfx ^ permalink raw reply related [flat|nested] 14+ messages in thread
end of thread, other threads:[~2021-03-31 11:02 UTC | newest] Thread overview: 14+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2021-03-18 16:23 [Intel-gfx] [PATCH i-g-t 0/3] Default fence expiration test Tvrtko Ursulin 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin 2021-03-18 16:23 ` [Intel-gfx] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values Tvrtko Ursulin 2021-03-18 16:23 ` [igt-dev] " Tvrtko Ursulin 2021-03-30 10:49 ` [Intel-gfx] " Matthew Auld 2021-03-30 10:49 ` Matthew Auld 2021-03-18 16:23 ` [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test Tvrtko Ursulin 2021-03-30 12:53 ` Matthew Auld 2021-03-18 16:24 ` [Intel-gfx] [PATCH i-g-t 3/3] tests/i915/gem_watchdog: Exercise long rendering chains Tvrtko Ursulin 2021-03-18 16:24 ` [igt-dev] " Tvrtko Ursulin 2021-03-30 15:40 ` [Intel-gfx] " Matthew Auld 2021-03-18 17:57 ` [igt-dev] ✓ Fi.CI.BAT: success for Default fence expiration test (rev2) Patchwork 2021-03-18 22:44 ` [igt-dev] ✓ Fi.CI.IGT: " Patchwork 2021-03-31 11:02 [Intel-gfx] [PATCH i-g-t 1/3] lib: Add helper for reading modparam values Tvrtko Ursulin 2021-03-31 11:02 ` [Intel-gfx] [PATCH i-g-t 2/3] tests/i915: Default fence expiry test Tvrtko Ursulin
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.