From: Steven Lee <steven_lee@aspeedtech.com> To: Linus Walleij <linus.walleij@linaro.org>, Bartosz Golaszewski <bgolaszewski@baylibre.com>, Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>, Andrew Jeffery <andrew@aj.id.au>, "open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@vger.kernel.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-arm-kernel@lists.infradead.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-aspeed@lists.ozlabs.org>, open list <linux-kernel@vger.kernel.org> Cc: <steven_lee@aspeedtech.com>, <Hongweiz@ami.com>, <ryan_chen@aspeedtech.com>, <billy_tsai@aspeedtech.com> Subject: [PATCH v2 0/4] ASPEED sgpio driver enhancement. Date: Thu, 27 May 2021 08:54:49 +0800 [thread overview] Message-ID: <20210527005455.25758-1-steven_lee@aspeedtech.com> (raw) AST2600 SoC has 2 SGPIO master interfaces one with 128 pins another one with 80 pins, AST2500/AST2400 SoC has 1 SGPIO master interface that supports up to 80 pins. In the current driver design, the max number of sgpio pins is hardcoded in macro MAX_NR_HW_SGPIO and the value is 80. For supporting sgpio master interfaces of AST2600 SoC, the patch series contains the following enhancement: - Convert txt dt-bindings to yaml. - Update aspeed dtsi to support the enhanced sgpio. - Get the max number of sgpio that SoC supported from dts. - Support muiltiple SGPIO master interfaces. - Support up to 128 pins. Changes from v1: * Fix yaml format issues. * Fix issues reported by kernel test robot. Please help to review. Thanks, Steven Steven Lee (4): dt-bindings: aspeed-sgpio: Convert txt bindings to yaml. ARM: dts: aspeed-g6: Add SGPIO node. ARM: dts: aspeed-g5: Modify sgpio node for the enhanced sgpio driver. gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support .../bindings/gpio/aspeed,sgpio.yaml | 91 +++++++++ .../devicetree/bindings/gpio/sgpio-aspeed.txt | 46 ----- arch/arm/boot/dts/aspeed-g5.dtsi | 3 +- arch/arm/boot/dts/aspeed-g6.dtsi | 32 +++ drivers/gpio/gpio-aspeed-sgpio.c | 193 ++++++++++++------ 5 files changed, 250 insertions(+), 115 deletions(-) create mode 100644 Documentation/devicetree/bindings/gpio/aspeed,sgpio.yaml delete mode 100644 Documentation/devicetree/bindings/gpio/sgpio-aspeed.txt -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Steven Lee <steven_lee@aspeedtech.com> To: Linus Walleij <linus.walleij@linaro.org>, Bartosz Golaszewski <bgolaszewski@baylibre.com>, Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>, Andrew Jeffery <andrew@aj.id.au>, "open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>, "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" <devicetree@vger.kernel.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-arm-kernel@lists.infradead.org>, "moderated list:ARM/ASPEED MACHINE SUPPORT" <linux-aspeed@lists.ozlabs.org>, open list <linux-kernel@vger.kernel.org> Cc: <steven_lee@aspeedtech.com>, <Hongweiz@ami.com>, <ryan_chen@aspeedtech.com>, <billy_tsai@aspeedtech.com> Subject: [PATCH v2 0/4] ASPEED sgpio driver enhancement. Date: Thu, 27 May 2021 08:54:49 +0800 [thread overview] Message-ID: <20210527005455.25758-1-steven_lee@aspeedtech.com> (raw) AST2600 SoC has 2 SGPIO master interfaces one with 128 pins another one with 80 pins, AST2500/AST2400 SoC has 1 SGPIO master interface that supports up to 80 pins. In the current driver design, the max number of sgpio pins is hardcoded in macro MAX_NR_HW_SGPIO and the value is 80. For supporting sgpio master interfaces of AST2600 SoC, the patch series contains the following enhancement: - Convert txt dt-bindings to yaml. - Update aspeed dtsi to support the enhanced sgpio. - Get the max number of sgpio that SoC supported from dts. - Support muiltiple SGPIO master interfaces. - Support up to 128 pins. Changes from v1: * Fix yaml format issues. * Fix issues reported by kernel test robot. Please help to review. Thanks, Steven Steven Lee (4): dt-bindings: aspeed-sgpio: Convert txt bindings to yaml. ARM: dts: aspeed-g6: Add SGPIO node. ARM: dts: aspeed-g5: Modify sgpio node for the enhanced sgpio driver. gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support .../bindings/gpio/aspeed,sgpio.yaml | 91 +++++++++ .../devicetree/bindings/gpio/sgpio-aspeed.txt | 46 ----- arch/arm/boot/dts/aspeed-g5.dtsi | 3 +- arch/arm/boot/dts/aspeed-g6.dtsi | 32 +++ drivers/gpio/gpio-aspeed-sgpio.c | 193 ++++++++++++------ 5 files changed, 250 insertions(+), 115 deletions(-) create mode 100644 Documentation/devicetree/bindings/gpio/aspeed,sgpio.yaml delete mode 100644 Documentation/devicetree/bindings/gpio/sgpio-aspeed.txt -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2021-05-27 0:55 UTC|newest] Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-05-27 0:54 Steven Lee [this message] 2021-05-27 0:54 ` [PATCH v2 0/4] ASPEED sgpio driver enhancement Steven Lee 2021-05-27 0:54 ` [PATCH v2 1/4] dt-bindings: aspeed-sgpio: Convert txt bindings to yaml Steven Lee 2021-05-27 0:54 ` Steven Lee 2021-05-27 23:51 ` Linus Walleij 2021-05-27 23:51 ` Linus Walleij 2021-05-28 4:09 ` Steven Lee 2021-05-28 4:09 ` Steven Lee 2021-05-28 8:35 ` Linus Walleij 2021-05-28 8:35 ` Linus Walleij 2021-05-31 5:23 ` Steven Lee 2021-05-31 5:23 ` Steven Lee 2021-06-01 10:16 ` Linus Walleij 2021-06-01 10:16 ` Linus Walleij 2021-06-02 20:10 ` Rob Herring 2021-06-02 20:10 ` Rob Herring 2021-05-27 0:54 ` [PATCH v2 2/4] ARM: dts: aspeed-g6: Add SGPIO node Steven Lee 2021-05-27 0:54 ` Steven Lee 2021-05-27 0:54 ` [PATCH v2 3/4] ARM: dts: aspeed-g5: Modify sgpio node for the enhanced sgpio driver Steven Lee 2021-05-27 0:54 ` Steven Lee 2021-05-27 0:54 ` [PATCH v2 4/4] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support Steven Lee 2021-05-27 0:54 ` Steven Lee 2021-05-27 1:41 ` [PATCH v2 0/4] ASPEED sgpio driver enhancement Andrew Jeffery 2021-05-27 1:41 ` Andrew Jeffery 2021-05-27 2:43 ` Steven Lee 2021-05-27 2:43 ` Steven Lee
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210527005455.25758-1-steven_lee@aspeedtech.com \ --to=steven_lee@aspeedtech.com \ --cc=Hongweiz@ami.com \ --cc=andrew@aj.id.au \ --cc=bgolaszewski@baylibre.com \ --cc=billy_tsai@aspeedtech.com \ --cc=devicetree@vger.kernel.org \ --cc=joel@jms.id.au \ --cc=linus.walleij@linaro.org \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-aspeed@lists.ozlabs.org \ --cc=linux-gpio@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=robh+dt@kernel.org \ --cc=ryan_chen@aspeedtech.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.