From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> To: Geert Uytterhoeven <geert+renesas@glider.be>, Magnus Damm <magnus.damm@gmail.com>, Rob Herring <robh+dt@kernel.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Philipp Zabel <p.zabel@pengutronix.de>, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Prabhakar <prabhakar.csengg@gmail.com>, Biju Das <biju.das.jz@bp.renesas.com>, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: [PATCH v3 00/11] Add new Renesas RZ/G2L SoC and Renesas RZ/G2L SMARC EVK support Date: Wed, 9 Jun 2021 16:32:19 +0100 [thread overview] Message-ID: <20210609153230.6967-1-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw) Hi All, This patch series adds initial support for Renesas RZ/G2L SoC and Renesas RZ/G2L SMARC EVK. Initial patches enables minimal peripherals on Renesas RZ/G2L SMARC EVK and booted via initramfs. * Documentation for RZ/G2{L,LC,UL} SoC variants * SoC identification support * CPG core support * Minimal SoC DTSi * Minimal DTS for SMARC EVK Changes for v3: * Updated tag from Rob for CPG binding doc * Included RB tags from Geert * Added description for clock-names property in CPG binding doc * Dropped serial driver patch (already merged) * Fixed CPG core issues for USB/ADC IP * Added r9a07g044l2.dtsi Changes for v2: * Included type-2 RZ/G2Ul SoC in binding doc * Added single entry for SMARC EVK "renesas,smarc-evk" * Renamed ARCH_R9A07G044L to ARCH_R9A07G044 and dropped ARCH_R9A07G044LC config * Dropped SoC identification changes will post them as separate patch. * Updated comment in sh-sci.c * Binding documentation patch for serial driver has been accepted so dropped the patch from this series * Incorporated changes requested by Geert for CPG core * Fixed dtbs_check errors * Dropped 'clock-names'/'clocks'/'power-domains'/'resets' properties from GIC node and will include them in a separate patch along with arm,gic-v3.yaml binding updates * Included ACK's from Rob Patches are based on top of [1] master branch. [1] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers.git/ Cheers, Prabhakar Lad Prabhakar (11): dt-bindings: arm: renesas: Document Renesas RZ/G2UL SoC dt-bindings: arm: renesas: Document Renesas RZ/G2{L,LC} SoC variants dt-bindings: arm: renesas: Document SMARC EVK soc: renesas: Add ARCH_R9A07G044 for the new RZ/G2L SoC's arm64: defconfig: Enable ARCH_R9A07G044 clk: renesas: Define RZ/G2L CPG Clock Definitions dt-bindings: clock: renesas: Document RZ/G2L SoC CPG driver clk: renesas: Add CPG core wrapper for RZ/G2L SoC clk: renesas: Add support for R9A07G044 SoC arm64: dts: renesas: Add initial DTSI for RZ/G2{L,LC} SoC's arm64: dts: renesas: Add initial device tree for RZ/G2L SMARC EVK .../devicetree/bindings/arm/renesas.yaml | 18 + .../bindings/clock/renesas,rzg2l-cpg.yaml | 83 ++ arch/arm64/boot/dts/renesas/Makefile | 2 + arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 120 +++ arch/arm64/boot/dts/renesas/r9a07g044l1.dtsi | 25 + .../boot/dts/renesas/r9a07g044l2-smarc.dts | 21 + arch/arm64/boot/dts/renesas/r9a07g044l2.dtsi | 13 + arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi | 27 + arch/arm64/configs/defconfig | 1 + drivers/clk/renesas/Kconfig | 10 + drivers/clk/renesas/Makefile | 2 + drivers/clk/renesas/r9a07g044-cpg.c | 127 +++ drivers/clk/renesas/renesas-rzg2l-cpg.c | 750 ++++++++++++++++++ drivers/clk/renesas/renesas-rzg2l-cpg.h | 136 ++++ drivers/soc/renesas/Kconfig | 5 + include/dt-bindings/clock/r9a07g044-cpg.h | 89 +++ 16 files changed, 1429 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l1.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l2.dtsi create mode 100644 arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi create mode 100644 drivers/clk/renesas/r9a07g044-cpg.c create mode 100644 drivers/clk/renesas/renesas-rzg2l-cpg.c create mode 100644 drivers/clk/renesas/renesas-rzg2l-cpg.h create mode 100644 include/dt-bindings/clock/r9a07g044-cpg.h -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> To: Geert Uytterhoeven <geert+renesas@glider.be>, Magnus Damm <magnus.damm@gmail.com>, Rob Herring <robh+dt@kernel.org>, Michael Turquette <mturquette@baylibre.com>, Stephen Boyd <sboyd@kernel.org>, Catalin Marinas <catalin.marinas@arm.com>, Will Deacon <will@kernel.org>, Philipp Zabel <p.zabel@pengutronix.de>, linux-renesas-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Prabhakar <prabhakar.csengg@gmail.com>, Biju Das <biju.das.jz@bp.renesas.com>, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: [PATCH v3 00/11] Add new Renesas RZ/G2L SoC and Renesas RZ/G2L SMARC EVK support Date: Wed, 9 Jun 2021 16:32:19 +0100 [thread overview] Message-ID: <20210609153230.6967-1-prabhakar.mahadev-lad.rj@bp.renesas.com> (raw) Hi All, This patch series adds initial support for Renesas RZ/G2L SoC and Renesas RZ/G2L SMARC EVK. Initial patches enables minimal peripherals on Renesas RZ/G2L SMARC EVK and booted via initramfs. * Documentation for RZ/G2{L,LC,UL} SoC variants * SoC identification support * CPG core support * Minimal SoC DTSi * Minimal DTS for SMARC EVK Changes for v3: * Updated tag from Rob for CPG binding doc * Included RB tags from Geert * Added description for clock-names property in CPG binding doc * Dropped serial driver patch (already merged) * Fixed CPG core issues for USB/ADC IP * Added r9a07g044l2.dtsi Changes for v2: * Included type-2 RZ/G2Ul SoC in binding doc * Added single entry for SMARC EVK "renesas,smarc-evk" * Renamed ARCH_R9A07G044L to ARCH_R9A07G044 and dropped ARCH_R9A07G044LC config * Dropped SoC identification changes will post them as separate patch. * Updated comment in sh-sci.c * Binding documentation patch for serial driver has been accepted so dropped the patch from this series * Incorporated changes requested by Geert for CPG core * Fixed dtbs_check errors * Dropped 'clock-names'/'clocks'/'power-domains'/'resets' properties from GIC node and will include them in a separate patch along with arm,gic-v3.yaml binding updates * Included ACK's from Rob Patches are based on top of [1] master branch. [1] https://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers.git/ Cheers, Prabhakar Lad Prabhakar (11): dt-bindings: arm: renesas: Document Renesas RZ/G2UL SoC dt-bindings: arm: renesas: Document Renesas RZ/G2{L,LC} SoC variants dt-bindings: arm: renesas: Document SMARC EVK soc: renesas: Add ARCH_R9A07G044 for the new RZ/G2L SoC's arm64: defconfig: Enable ARCH_R9A07G044 clk: renesas: Define RZ/G2L CPG Clock Definitions dt-bindings: clock: renesas: Document RZ/G2L SoC CPG driver clk: renesas: Add CPG core wrapper for RZ/G2L SoC clk: renesas: Add support for R9A07G044 SoC arm64: dts: renesas: Add initial DTSI for RZ/G2{L,LC} SoC's arm64: dts: renesas: Add initial device tree for RZ/G2L SMARC EVK .../devicetree/bindings/arm/renesas.yaml | 18 + .../bindings/clock/renesas,rzg2l-cpg.yaml | 83 ++ arch/arm64/boot/dts/renesas/Makefile | 2 + arch/arm64/boot/dts/renesas/r9a07g044.dtsi | 120 +++ arch/arm64/boot/dts/renesas/r9a07g044l1.dtsi | 25 + .../boot/dts/renesas/r9a07g044l2-smarc.dts | 21 + arch/arm64/boot/dts/renesas/r9a07g044l2.dtsi | 13 + arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi | 27 + arch/arm64/configs/defconfig | 1 + drivers/clk/renesas/Kconfig | 10 + drivers/clk/renesas/Makefile | 2 + drivers/clk/renesas/r9a07g044-cpg.c | 127 +++ drivers/clk/renesas/renesas-rzg2l-cpg.c | 750 ++++++++++++++++++ drivers/clk/renesas/renesas-rzg2l-cpg.h | 136 ++++ drivers/soc/renesas/Kconfig | 5 + include/dt-bindings/clock/r9a07g044-cpg.h | 89 +++ 16 files changed, 1429 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/renesas,rzg2l-cpg.yaml create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l1.dtsi create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l2-smarc.dts create mode 100644 arch/arm64/boot/dts/renesas/r9a07g044l2.dtsi create mode 100644 arch/arm64/boot/dts/renesas/rzg2l-smarc.dtsi create mode 100644 drivers/clk/renesas/r9a07g044-cpg.c create mode 100644 drivers/clk/renesas/renesas-rzg2l-cpg.c create mode 100644 drivers/clk/renesas/renesas-rzg2l-cpg.h create mode 100644 include/dt-bindings/clock/r9a07g044-cpg.h -- 2.17.1 _______________________________________________ linux-arm-kernel mailing list linux-arm-kernel@lists.infradead.org http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2021-06-09 15:33 UTC|newest] Thread overview: 38+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-06-09 15:32 Lad Prabhakar [this message] 2021-06-09 15:32 ` [PATCH v3 00/11] Add new Renesas RZ/G2L SoC and Renesas RZ/G2L SMARC EVK support Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 01/11] dt-bindings: arm: renesas: Document Renesas RZ/G2UL SoC Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 02/11] dt-bindings: arm: renesas: Document Renesas RZ/G2{L,LC} SoC variants Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 02/11] dt-bindings: arm: renesas: Document Renesas RZ/G2{L, LC} " Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 03/11] dt-bindings: arm: renesas: Document SMARC EVK Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 04/11] soc: renesas: Add ARCH_R9A07G044 for the new RZ/G2L SoC's Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 05/11] arm64: defconfig: Enable ARCH_R9A07G044 Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 06/11] clk: renesas: Define RZ/G2L CPG Clock Definitions Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-10 12:31 ` Geert Uytterhoeven 2021-06-10 12:31 ` Geert Uytterhoeven 2021-06-09 15:32 ` [PATCH v3 07/11] dt-bindings: clock: renesas: Document RZ/G2L SoC CPG driver Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-10 12:30 ` Geert Uytterhoeven 2021-06-10 12:30 ` Geert Uytterhoeven 2021-06-10 12:31 ` Geert Uytterhoeven 2021-06-10 12:31 ` Geert Uytterhoeven 2021-06-09 15:32 ` [PATCH v3 08/11] clk: renesas: Add CPG core wrapper for RZ/G2L SoC Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-10 13:03 ` Geert Uytterhoeven 2021-06-10 13:03 ` Geert Uytterhoeven 2021-06-10 14:05 ` Lad, Prabhakar 2021-06-10 14:05 ` Lad, Prabhakar 2021-06-09 15:32 ` [PATCH v3 09/11] clk: renesas: Add support for R9A07G044 SoC Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar 2021-06-10 13:04 ` Geert Uytterhoeven 2021-06-10 13:04 ` Geert Uytterhoeven 2021-06-09 15:32 ` [PATCH v3 10/11] arm64: dts: renesas: Add initial DTSI for RZ/G2{L,LC} SoC's Lad Prabhakar 2021-06-09 15:32 ` [PATCH v3 10/11] arm64: dts: renesas: Add initial DTSI for RZ/G2{L, LC} SoC's Lad Prabhakar 2021-06-10 12:34 ` [PATCH v3 10/11] arm64: dts: renesas: Add initial DTSI for RZ/G2{L,LC} SoC's Geert Uytterhoeven 2021-06-10 12:34 ` Geert Uytterhoeven 2021-06-09 15:32 ` [PATCH v3 11/11] arm64: dts: renesas: Add initial device tree for RZ/G2L SMARC EVK Lad Prabhakar 2021-06-09 15:32 ` Lad Prabhakar
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210609153230.6967-1-prabhakar.mahadev-lad.rj@bp.renesas.com \ --to=prabhakar.mahadev-lad.rj@bp.renesas.com \ --cc=biju.das.jz@bp.renesas.com \ --cc=catalin.marinas@arm.com \ --cc=devicetree@vger.kernel.org \ --cc=geert+renesas@glider.be \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-clk@vger.kernel.org \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ --cc=mturquette@baylibre.com \ --cc=p.zabel@pengutronix.de \ --cc=prabhakar.csengg@gmail.com \ --cc=robh+dt@kernel.org \ --cc=sboyd@kernel.org \ --cc=will@kernel.org \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.