From: Rob Herring <robh@kernel.org> To: Biju Das <biju.das.jz@bp.renesas.com> Cc: Kishon Vijay Abraham I <kishon@ti.com>, Vinod Koul <vkoul@kernel.org>, Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, Geert Uytterhoeven <geert+renesas@glider.be>, Chris Paterson <Chris.Paterson2@renesas.com>, Biju Das <biju.das@bp.renesas.com>, Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>, linux-renesas-soc@vger.kernel.org Subject: Re: [PATCH v2 01/11] dt-bindings: phy: renesas: Document RZ/G2L USB PHY Control bindings Date: Tue, 22 Jun 2021 10:58:51 -0600 [thread overview] Message-ID: <20210622165851.GA3840386@robh.at.kernel.org> (raw) In-Reply-To: <20210621093943.12143-2-biju.das.jz@bp.renesas.com> On Mon, Jun 21, 2021 at 10:39:33AM +0100, Biju Das wrote: > Add device tree binding document for RZ/G2L USB PHY control driver. > > Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> > Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> > --- > V1->V2: > * Add clock properties > --- > .../phy/renesas,rzg2l-usbphyctrl.yaml | 65 +++++++++++++++++++ > 1 file changed, 65 insertions(+) > create mode 100644 Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml > > diff --git a/Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml b/Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml > new file mode 100644 > index 000000000000..8e8ba43f595d > --- /dev/null > +++ b/Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml > @@ -0,0 +1,65 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/phy/renesas,rzg2l-usbphyctrl.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Renesas RZ/G2L USB2.0 PHY Control > + > +maintainers: > + - Biju Das <biju.das.jz@bp.renesas.com> > + > +description: > + The RZ/G2L USB2.0 PHY Control mainly controls reset and power down of the > + USB/PHY. > + > +properties: > + compatible: > + items: > + - enum: > + - renesas,r9a07g044-usbphyctrl # RZ/G2{L,LC} > + - const: renesas,rzg2l-usbphyctrl > + > + reg: > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > + resets: > + maxItems: 1 > + > + power-domains: > + maxItems: 1 > + > + '#phy-cells': > + # see phy-bindings.txt in the same directory > + const: 1 > + description: | > + The phandle's argument in the PHY specifier is the phy reset control bit > + of usb phy control. > + 0 = Port 1 Phy reset > + 1 = Port 2 Phy reset > + enum: [ 0, 1 ] You already have the const, so this doesn't do anything. > + > +required: > + - compatible > + - reg > + - clocks > + - '#phy-cells' > + > +additionalProperties: false > + > +examples: > + - | > + #include <dt-bindings/clock/r9a07g044-cpg.h> > + > + usbphyctrl@11c40000 { usb-phy@... > + compatible = "renesas,r9a07g044-usbphyctrl", > + "renesas,rzg2l-usbphyctrl"; > + reg = <0x11c40000 0x10000>; > + clocks = <&cpg CPG_MOD R9A07G044_USB_PCLK>; > + resets = <&cpg R9A07G044_USB_PCLK>; > + power-domains = <&cpg>; > + #phy-cells = <1>; > + }; > -- > 2.17.1 > >
WARNING: multiple messages have this Message-ID (diff)
From: Rob Herring <robh@kernel.org> To: Biju Das <biju.das.jz@bp.renesas.com> Cc: Kishon Vijay Abraham I <kishon@ti.com>, Vinod Koul <vkoul@kernel.org>, Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>, linux-phy@lists.infradead.org, devicetree@vger.kernel.org, Geert Uytterhoeven <geert+renesas@glider.be>, Chris Paterson <Chris.Paterson2@renesas.com>, Biju Das <biju.das@bp.renesas.com>, Prabhakar Mahadev Lad <prabhakar.mahadev-lad.rj@bp.renesas.com>, linux-renesas-soc@vger.kernel.org Subject: Re: [PATCH v2 01/11] dt-bindings: phy: renesas: Document RZ/G2L USB PHY Control bindings Date: Tue, 22 Jun 2021 10:58:51 -0600 [thread overview] Message-ID: <20210622165851.GA3840386@robh.at.kernel.org> (raw) In-Reply-To: <20210621093943.12143-2-biju.das.jz@bp.renesas.com> On Mon, Jun 21, 2021 at 10:39:33AM +0100, Biju Das wrote: > Add device tree binding document for RZ/G2L USB PHY control driver. > > Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> > Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> > --- > V1->V2: > * Add clock properties > --- > .../phy/renesas,rzg2l-usbphyctrl.yaml | 65 +++++++++++++++++++ > 1 file changed, 65 insertions(+) > create mode 100644 Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml > > diff --git a/Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml b/Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml > new file mode 100644 > index 000000000000..8e8ba43f595d > --- /dev/null > +++ b/Documentation/devicetree/bindings/phy/renesas,rzg2l-usbphyctrl.yaml > @@ -0,0 +1,65 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/phy/renesas,rzg2l-usbphyctrl.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Renesas RZ/G2L USB2.0 PHY Control > + > +maintainers: > + - Biju Das <biju.das.jz@bp.renesas.com> > + > +description: > + The RZ/G2L USB2.0 PHY Control mainly controls reset and power down of the > + USB/PHY. > + > +properties: > + compatible: > + items: > + - enum: > + - renesas,r9a07g044-usbphyctrl # RZ/G2{L,LC} > + - const: renesas,rzg2l-usbphyctrl > + > + reg: > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > + resets: > + maxItems: 1 > + > + power-domains: > + maxItems: 1 > + > + '#phy-cells': > + # see phy-bindings.txt in the same directory > + const: 1 > + description: | > + The phandle's argument in the PHY specifier is the phy reset control bit > + of usb phy control. > + 0 = Port 1 Phy reset > + 1 = Port 2 Phy reset > + enum: [ 0, 1 ] You already have the const, so this doesn't do anything. > + > +required: > + - compatible > + - reg > + - clocks > + - '#phy-cells' > + > +additionalProperties: false > + > +examples: > + - | > + #include <dt-bindings/clock/r9a07g044-cpg.h> > + > + usbphyctrl@11c40000 { usb-phy@... > + compatible = "renesas,r9a07g044-usbphyctrl", > + "renesas,rzg2l-usbphyctrl"; > + reg = <0x11c40000 0x10000>; > + clocks = <&cpg CPG_MOD R9A07G044_USB_PCLK>; > + resets = <&cpg R9A07G044_USB_PCLK>; > + power-domains = <&cpg>; > + #phy-cells = <1>; > + }; > -- > 2.17.1 > > -- linux-phy mailing list linux-phy@lists.infradead.org https://lists.infradead.org/mailman/listinfo/linux-phy
next prev parent reply other threads:[~2021-06-22 16:58 UTC|newest] Thread overview: 50+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-06-21 9:39 [PATCH v2 00/11] Add USB2.0 support Biju Das 2021-06-21 9:39 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 01/11] dt-bindings: phy: renesas: Document RZ/G2L USB PHY Control bindings Biju Das 2021-06-21 9:39 ` Biju Das 2021-06-21 17:40 ` Rob Herring 2021-06-21 17:40 ` Rob Herring 2021-06-22 16:58 ` Rob Herring [this message] 2021-06-22 16:58 ` Rob Herring 2021-06-23 13:38 ` Biju Das 2021-06-23 13:38 ` Biju Das 2021-06-23 14:13 ` Rob Herring 2021-06-23 14:13 ` Rob Herring 2021-06-23 14:29 ` Geert Uytterhoeven 2021-06-23 14:29 ` Geert Uytterhoeven 2021-06-23 15:45 ` Biju Das 2021-06-23 15:45 ` Biju Das 2021-06-25 10:11 ` Biju Das 2021-06-25 10:11 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 02/11] drivers: clk: renesas: r9a07g044-cpg: Add USB clocks Biju Das 2021-06-21 9:39 ` [PATCH v2 03/11] phy: renesas: Add RZ/G2L usb phy control driver Biju Das 2021-06-21 9:39 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 04/11] arm64: configs: defconfig: Enable RZ/G2L USB PHY " Biju Das 2021-06-21 9:39 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 05/11] dt-bindings: phy: renesas,usb2-phy: Document RZ/G2L phy bindings Biju Das 2021-06-21 9:39 ` [PATCH v2 05/11] dt-bindings: phy: renesas, usb2-phy: " Biju Das 2021-06-22 15:33 ` [PATCH v2 05/11] dt-bindings: phy: renesas,usb2-phy: " Geert Uytterhoeven 2021-06-22 15:33 ` Geert Uytterhoeven 2021-06-21 9:39 ` [PATCH v2 06/11] dt-bindings: usb: generic-ohci: Document RZ/G2L SoC bindings Biju Das 2021-06-21 17:40 ` Rob Herring 2021-06-22 10:03 ` Biju Das 2021-06-22 19:30 ` Rob Herring 2021-06-23 14:20 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 07/11] dt-bindings: usb: generic-ehci: " Biju Das 2021-06-21 17:40 ` Rob Herring 2021-06-22 10:04 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 08/11] arm64: dts: renesas: r9a07g044: Add USB2.0 phy and host support Biju Das 2021-06-21 9:39 ` [PATCH v2 09/11] dt-bindings: usb: renesas,usbhs: Document RZ/G2L bindings Biju Das 2021-06-21 9:39 ` [PATCH v2 10/11] phy: renesas: phy-rcar-gen3-usb2: Add OTG support for RZ/G2L Biju Das 2021-06-21 9:39 ` Biju Das 2021-06-22 15:29 ` Geert Uytterhoeven 2021-06-22 15:29 ` Geert Uytterhoeven 2021-06-23 7:04 ` Yoshihiro Shimoda 2021-06-23 7:04 ` Yoshihiro Shimoda 2021-06-23 11:52 ` Biju Das 2021-06-23 11:52 ` Biju Das 2021-06-23 8:02 ` Yoshihiro Shimoda 2021-06-23 8:02 ` Yoshihiro Shimoda 2021-06-23 11:54 ` Biju Das 2021-06-23 11:54 ` Biju Das 2021-06-21 9:39 ` [PATCH v2 11/11] arm64: dts: renesas: r9a07g044: Add USB2.0 device support Biju Das
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20210622165851.GA3840386@robh.at.kernel.org \ --to=robh@kernel.org \ --cc=Chris.Paterson2@renesas.com \ --cc=biju.das.jz@bp.renesas.com \ --cc=biju.das@bp.renesas.com \ --cc=devicetree@vger.kernel.org \ --cc=geert+renesas@glider.be \ --cc=kishon@ti.com \ --cc=linux-phy@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=prabhakar.mahadev-lad.rj@bp.renesas.com \ --cc=vkoul@kernel.org \ --cc=yoshihiro.shimoda.uh@renesas.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.