All of lore.kernel.org
 help / color / mirror / Atom feed
From: jason-jh.lin <jason-jh.lin@mediatek.com>
To: <chunkuang.hu@kernel.org>, <matthias.bgg@gmail.com>
Cc: <linux-arm-kernel@lists.infradead.org>,
	<linux-mediatek@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>,
	<Project_Global_Chrome_Upstream_Group@mediatek.com>,
	<fshao@google.com>, <jason-jh.lin@mediatek.com>,
	<nancy.lin@mediatek.com>, <singo.chang@mediatek.com>
Subject: [PATCH v2 2/9] dt-bindings: mediatek: add DSC definition for mt8195
Date: Sat, 10 Jul 2021 19:38:12 +0800	[thread overview]
Message-ID: <20210710113819.5170-3-jason-jh.lin@mediatek.com> (raw)
In-Reply-To: <20210710113819.5170-1-jason-jh.lin@mediatek.com>

Add DSC definition file for mt8195 display.

Signed-off-by: jason-jh.lin <jason-jh.lin@mediatek.com>
---
 .../display/mediatek/mediatek,dsc.yaml        | 57 +++++++++++++++++++
 1 file changed, 57 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml

diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml
new file mode 100644
index 000000000000..85ee0d85e77e
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml
@@ -0,0 +1,57 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dsc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: mediatek DSC Controller Device Tree Bindings
+
+maintainers:
+  - CK Hu <ck.hu@mediatek.com>
+  - Jitao shi <jitao.shi@mediatek.com>
+  - Jason-JH Lin <jason-jh.lin@mediatek.com>
+
+description: |
+  The DSC Standard is a specification of the algorithms used for
+  compressing and decompressing image display streams, including
+  the specification of the syntax and semantics of the compressed
+  video bit stream. DSC is designed for real-time systems, with
+  real-time compression, transmission, decompression, and Display.
+
+properties:
+  compatible:
+    enum:
+      - mediatek,mt8195-disp-dsc
+
+  reg:
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  clocks:
+    items:
+      - description: DSC Wrapper Clock
+
+  clock-names:
+    items:
+      - const: DSC_WRAP0
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - clocks
+
+additionalProperties: false
+
+examples:
+  - |
+    dsc0: disp_dsc_wrap@1c009000 {
+        compatible = "mediatek,mt8195-disp-dsc";
+        reg = <0 0x1c009000 0 0x1000>;
+        interrupts = <GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH 0>;
+        clocks = <&vdosys0 CLK_VDO0_DSC_WRAP0>;
+    };
+
+...
-- 
2.18.0
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek

WARNING: multiple messages have this Message-ID (diff)
From: jason-jh.lin <jason-jh.lin@mediatek.com>
To: <chunkuang.hu@kernel.org>, <matthias.bgg@gmail.com>
Cc: <linux-arm-kernel@lists.infradead.org>,
	<linux-mediatek@lists.infradead.org>,
	<linux-kernel@vger.kernel.org>,
	<Project_Global_Chrome_Upstream_Group@mediatek.com>,
	<fshao@google.com>, <jason-jh.lin@mediatek.com>,
	<nancy.lin@mediatek.com>, <singo.chang@mediatek.com>
Subject: [PATCH v2 2/9] dt-bindings: mediatek: add DSC definition for mt8195
Date: Sat, 10 Jul 2021 19:38:12 +0800	[thread overview]
Message-ID: <20210710113819.5170-3-jason-jh.lin@mediatek.com> (raw)
In-Reply-To: <20210710113819.5170-1-jason-jh.lin@mediatek.com>

Add DSC definition file for mt8195 display.

Signed-off-by: jason-jh.lin <jason-jh.lin@mediatek.com>
---
 .../display/mediatek/mediatek,dsc.yaml        | 57 +++++++++++++++++++
 1 file changed, 57 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml

diff --git a/Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml
new file mode 100644
index 000000000000..85ee0d85e77e
--- /dev/null
+++ b/Documentation/devicetree/bindings/display/mediatek/mediatek,dsc.yaml
@@ -0,0 +1,57 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/display/mediatek/mediatek,dsc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: mediatek DSC Controller Device Tree Bindings
+
+maintainers:
+  - CK Hu <ck.hu@mediatek.com>
+  - Jitao shi <jitao.shi@mediatek.com>
+  - Jason-JH Lin <jason-jh.lin@mediatek.com>
+
+description: |
+  The DSC Standard is a specification of the algorithms used for
+  compressing and decompressing image display streams, including
+  the specification of the syntax and semantics of the compressed
+  video bit stream. DSC is designed for real-time systems, with
+  real-time compression, transmission, decompression, and Display.
+
+properties:
+  compatible:
+    enum:
+      - mediatek,mt8195-disp-dsc
+
+  reg:
+    maxItems: 1
+
+  interrupts:
+    maxItems: 1
+
+  clocks:
+    items:
+      - description: DSC Wrapper Clock
+
+  clock-names:
+    items:
+      - const: DSC_WRAP0
+
+required:
+  - compatible
+  - reg
+  - interrupts
+  - clocks
+
+additionalProperties: false
+
+examples:
+  - |
+    dsc0: disp_dsc_wrap@1c009000 {
+        compatible = "mediatek,mt8195-disp-dsc";
+        reg = <0 0x1c009000 0 0x1000>;
+        interrupts = <GIC_SPI 645 IRQ_TYPE_LEVEL_HIGH 0>;
+        clocks = <&vdosys0 CLK_VDO0_DSC_WRAP0>;
+    };
+
+...
-- 
2.18.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

  parent reply	other threads:[~2021-07-10 11:40 UTC|newest]

Thread overview: 59+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-07-10 11:38 [PATCH v2 0/9] Add MediaTek SoC DRM (vdosys0) support for mt8195 jason-jh.lin
2021-07-10 11:38 ` jason-jh.lin
2021-07-10 11:38 ` [PATCH v2 1/9] dt-bindings: mediatek: add definition for mt8195 display jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-11  1:21   ` Chun-Kuang Hu
2021-07-11  1:21     ` Chun-Kuang Hu
2021-07-11  1:21     ` Chun-Kuang Hu
2021-07-16  8:07     ` Jason-JH Lin
2021-07-16  8:07       ` Jason-JH Lin
2021-07-16  8:07       ` Jason-JH Lin
2021-07-10 11:38 ` jason-jh.lin [this message]
2021-07-10 11:38   ` [PATCH v2 2/9] dt-bindings: mediatek: add DSC definition for mt8195 jason-jh.lin
2021-07-10 11:38 ` [PATCH v2 3/9] dt-bindings: arm: mediatek: add definition for mt8195 mmsys jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-10 11:38 ` [PATCH v2 4/9] arm64: dts: mt8195: add display node for vdosys0 jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-10 11:38 ` [PATCH v2 5/9] soc: mediatek: add mtk-mmsys support for mt8195 vdosys0 jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-10 11:38 ` [PATCH v2 6/9] soc: mediatek: add mtk-mutex " jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-14 16:04   ` Matthias Brugger
2021-07-14 16:04     ` Matthias Brugger
2021-07-14 16:04     ` Matthias Brugger
2021-07-16  8:08     ` Jason-JH Lin
2021-07-16  8:08       ` Jason-JH Lin
2021-07-14 16:06   ` Matthias Brugger
2021-07-14 16:06     ` Matthias Brugger
2021-07-14 16:06     ` Matthias Brugger
2021-07-16  8:12     ` Jason-JH Lin
2021-07-16  8:12       ` Jason-JH Lin
2021-07-10 11:38 ` [PATCH v2 7/9] drm/mediatek: add mediatek-drm of vdosys0 support for mt8195 jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-14 14:35   ` Chun-Kuang Hu
2021-07-14 14:35     ` Chun-Kuang Hu
2021-07-14 14:35     ` Chun-Kuang Hu
2021-07-16  8:15     ` Jason-JH Lin
2021-07-16  8:15       ` Jason-JH Lin
2021-07-16  8:15       ` Jason-JH Lin
2021-07-10 11:38 ` [PATCH v2 8/9] drm/mediatek: add DSC " jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-11  1:19   ` Chun-Kuang Hu
2021-07-11  1:19     ` Chun-Kuang Hu
2021-07-11  1:19     ` Chun-Kuang Hu
2021-07-16  8:18     ` Jason-JH Lin
2021-07-16  8:18       ` Jason-JH Lin
2021-07-10 11:38 ` [PATCH v2 9/9] drm/mediatek: add MERGE " jason-jh.lin
2021-07-10 11:38   ` jason-jh.lin
2021-07-10 23:42   ` Chun-Kuang Hu
2021-07-10 23:42     ` Chun-Kuang Hu
2021-07-16  8:45     ` Jason-JH Lin
2021-07-16  8:45       ` Jason-JH Lin
2021-07-14 10:19   ` Fei Shao
2021-07-14 10:19     ` Fei Shao
2021-07-11  1:24 ` [PATCH v2 0/9] Add MediaTek SoC DRM (vdosys0) " Chun-Kuang Hu
2021-07-11  1:24   ` Chun-Kuang Hu
2021-07-11  1:24   ` Chun-Kuang Hu
2021-07-16  8:46   ` Jason-JH Lin
2021-07-16  8:46     ` Jason-JH Lin
2021-07-16  8:46     ` Jason-JH Lin

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210710113819.5170-3-jason-jh.lin@mediatek.com \
    --to=jason-jh.lin@mediatek.com \
    --cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
    --cc=chunkuang.hu@kernel.org \
    --cc=fshao@google.com \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-mediatek@lists.infradead.org \
    --cc=matthias.bgg@gmail.com \
    --cc=nancy.lin@mediatek.com \
    --cc=singo.chang@mediatek.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.