* [PATCH] arm-bsp/linux: Add PMU support to fvp-baser-aemv8r64
@ 2021-07-26 7:32 qi.feng
0 siblings, 0 replies; only message in thread
From: qi.feng @ 2021-07-26 7:32 UTC (permalink / raw)
To: meta-arm; +Cc: Diego.Sueiro, wei.chen, robbie.cao, jaxson.han, nd, Qi Feng
Set Shared Peripheral Interrupts (SPIs) for PMUIRQ so that profiling
tools (such as perf) can use PMU events.
Issue-Id: SCM-3164
Signed-off-by: Qi Feng <qi.feng@arm.com>
Change-Id: Idcfee3f33d9f9e15578405dd39be4f434f3faa06
---
.../linux/files/fvp-baser-aemv8r64/fvp-baser-aemv8r64.dts | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/meta-arm-bsp/recipes-kernel/linux/files/fvp-baser-aemv8r64/fvp-baser-aemv8r64.dts b/meta-arm-bsp/recipes-kernel/linux/files/fvp-baser-aemv8r64/fvp-baser-aemv8r64.dts
index f70b484..3e552f8 100644
--- a/meta-arm-bsp/recipes-kernel/linux/files/fvp-baser-aemv8r64/fvp-baser-aemv8r64.dts
+++ b/meta-arm-bsp/recipes-kernel/linux/files/fvp-baser-aemv8r64/fvp-baser-aemv8r64.dts
@@ -185,6 +185,14 @@
serial3 = "/uart@9c0c0000";
};
+ pmu {
+ compatible = "arm,armv8-pmuv3";
+ interrupts = <0 60 4>,
+ <0 61 4>,
+ <0 62 4>,
+ <0 63 4>;
+ };
+
chosen {
bootargs = "earlycon console=ttyAMA0 loglevel=8 rootfstype=ext4 root=/dev/vda1 rw";
stdout-path = "serial0";
--
2.25.1
^ permalink raw reply related [flat|nested] only message in thread
only message in thread, other threads:[~2021-07-26 7:32 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-07-26 7:32 [PATCH] arm-bsp/linux: Add PMU support to fvp-baser-aemv8r64 qi.feng
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.