From: Chun-Jie Chen <chun-jie.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>,
Rob Herring <robh+dt@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>, <linux-clk@vger.kernel.org>,
<devicetree@vger.kernel.org>, <srv_heupstream@mediatek.com>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: [v14 00/21] Mediatek MT8192 clock support
Date: Mon, 26 Jul 2021 18:56:58 +0800 [thread overview]
Message-ID: <20210726105719.15793-1-chun-jie.chen@mediatek.com> (raw)
this patch series is based on 5.14-rc1.
changes since v13:
- no change (rebased to 5.14)
changes since v12:
- move audsys binding to "mediatek,audsys.txt" (patch 3)
changes since v11:
- move mmsys binding to "mediatek,mmsys.txt" (patch 2)
- fix new DT binding error (patch 1)
change since v10:
- refine binding document in patch 1 (drop the 'oneOf')
change since v9:
- combine similiar dt-binding file for system and functional clock
- change api of getting regmap if it's not a syscon node (patch 3)
change since v8:
- fix mm dt-binding file conflict.
reason for sending v8:
- due to this patch series including dt-binding file, so add
device tree reviewer to mail list, no change between [1] and v8.
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=454523
reason for resending v7:
- add review history from series below
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295
change since v6:
- update from series below
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295
- fix DT bindings fail
- fix checkpatch warning
- update mux ops without gate control
change since v5:
- remove unused clocks by rolling Tinghan's patches[1][2] into series
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781
[2] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143
- remove dts related patches from series
change since v4:
- merge some subsystem into same driver
- add a generic probe function to reduce duplicated code
changes since v3:
- add critical clocks
- split large patches into small ones
changes since v2:
- update and split dt-binding documents by functionalities
- add error checking in probe() function
- fix incorrect clock relation and add critical clocks
- update license identifier and minor fix of coding style
changes since v1:
- fix asymmetrical control of PLL
- have en_mask used as divider enable mask on all MediaTek SoC
Chun-Jie Chen (21):
dt-bindings: ARM: Mediatek: Add new document bindings of MT8192 clock
dt-bindings: ARM: Mediatek: Add mmsys document binding for MT8192
dt-bindings: ARM: Mediatek: Add audsys document binding for MT8192
clk: mediatek: Add dt-bindings of MT8192 clocks
clk: mediatek: Get regmap without syscon compatible check
clk: mediatek: Fix asymmetrical PLL enable and disable control
clk: mediatek: Add configurable enable control to mtk_pll_data
clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers
clk: mediatek: Add MT8192 basic clocks support
clk: mediatek: Add MT8192 audio clock support
clk: mediatek: Add MT8192 camsys clock support
clk: mediatek: Add MT8192 imgsys clock support
clk: mediatek: Add MT8192 imp i2c wrapper clock support
clk: mediatek: Add MT8192 ipesys clock support
clk: mediatek: Add MT8192 mdpsys clock support
clk: mediatek: Add MT8192 mfgcfg clock support
clk: mediatek: Add MT8192 mmsys clock support
clk: mediatek: Add MT8192 msdc clock support
clk: mediatek: Add MT8192 scp adsp clock support
clk: mediatek: Add MT8192 vdecsys clock support
clk: mediatek: Add MT8192 vencsys clock support
.../bindings/arm/mediatek/mediatek,audsys.txt | 1 +
.../bindings/arm/mediatek/mediatek,mmsys.txt | 1 +
.../arm/mediatek/mediatek,mt8192-clock.yaml | 199 +++
.../mediatek/mediatek,mt8192-sys-clock.yaml | 65 +
drivers/clk/mediatek/Kconfig | 80 +
drivers/clk/mediatek/Makefile | 13 +
drivers/clk/mediatek/clk-cpumux.c | 2 +-
drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++
drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++
drivers/clk/mediatek/clk-mt8192-img.c | 70 +
.../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++
drivers/clk/mediatek/clk-mt8192-ipe.c | 57 +
drivers/clk/mediatek/clk-mt8192-mdp.c | 82 +
drivers/clk/mediatek/clk-mt8192-mfg.c | 50 +
drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++
drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++
drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 +
drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++
drivers/clk/mediatek/clk-mt8192-venc.c | 53 +
drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++
drivers/clk/mediatek/clk-mtk.c | 25 +-
drivers/clk/mediatek/clk-mtk.h | 28 +-
drivers/clk/mediatek/clk-mux.c | 11 +-
drivers/clk/mediatek/clk-mux.h | 18 +-
drivers/clk/mediatek/clk-pll.c | 31 +-
drivers/clk/mediatek/reset.c | 2 +-
include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++
27 files changed, 3356 insertions(+), 24 deletions(-)
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c
create mode 100644 drivers/clk/mediatek/clk-mt8192.c
create mode 100644 include/dt-bindings/clock/mt8192-clk.h
--
2.18.0
WARNING: multiple messages have this Message-ID (diff)
From: Chun-Jie Chen <chun-jie.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>,
Rob Herring <robh+dt@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>, <linux-clk@vger.kernel.org>,
<devicetree@vger.kernel.org>, <srv_heupstream@mediatek.com>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: [v14 00/21] Mediatek MT8192 clock support
Date: Mon, 26 Jul 2021 18:56:58 +0800 [thread overview]
Message-ID: <20210726105719.15793-1-chun-jie.chen@mediatek.com> (raw)
this patch series is based on 5.14-rc1.
changes since v13:
- no change (rebased to 5.14)
changes since v12:
- move audsys binding to "mediatek,audsys.txt" (patch 3)
changes since v11:
- move mmsys binding to "mediatek,mmsys.txt" (patch 2)
- fix new DT binding error (patch 1)
change since v10:
- refine binding document in patch 1 (drop the 'oneOf')
change since v9:
- combine similiar dt-binding file for system and functional clock
- change api of getting regmap if it's not a syscon node (patch 3)
change since v8:
- fix mm dt-binding file conflict.
reason for sending v8:
- due to this patch series including dt-binding file, so add
device tree reviewer to mail list, no change between [1] and v8.
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=454523
reason for resending v7:
- add review history from series below
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295
change since v6:
- update from series below
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295
- fix DT bindings fail
- fix checkpatch warning
- update mux ops without gate control
change since v5:
- remove unused clocks by rolling Tinghan's patches[1][2] into series
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781
[2] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143
- remove dts related patches from series
change since v4:
- merge some subsystem into same driver
- add a generic probe function to reduce duplicated code
changes since v3:
- add critical clocks
- split large patches into small ones
changes since v2:
- update and split dt-binding documents by functionalities
- add error checking in probe() function
- fix incorrect clock relation and add critical clocks
- update license identifier and minor fix of coding style
changes since v1:
- fix asymmetrical control of PLL
- have en_mask used as divider enable mask on all MediaTek SoC
Chun-Jie Chen (21):
dt-bindings: ARM: Mediatek: Add new document bindings of MT8192 clock
dt-bindings: ARM: Mediatek: Add mmsys document binding for MT8192
dt-bindings: ARM: Mediatek: Add audsys document binding for MT8192
clk: mediatek: Add dt-bindings of MT8192 clocks
clk: mediatek: Get regmap without syscon compatible check
clk: mediatek: Fix asymmetrical PLL enable and disable control
clk: mediatek: Add configurable enable control to mtk_pll_data
clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers
clk: mediatek: Add MT8192 basic clocks support
clk: mediatek: Add MT8192 audio clock support
clk: mediatek: Add MT8192 camsys clock support
clk: mediatek: Add MT8192 imgsys clock support
clk: mediatek: Add MT8192 imp i2c wrapper clock support
clk: mediatek: Add MT8192 ipesys clock support
clk: mediatek: Add MT8192 mdpsys clock support
clk: mediatek: Add MT8192 mfgcfg clock support
clk: mediatek: Add MT8192 mmsys clock support
clk: mediatek: Add MT8192 msdc clock support
clk: mediatek: Add MT8192 scp adsp clock support
clk: mediatek: Add MT8192 vdecsys clock support
clk: mediatek: Add MT8192 vencsys clock support
.../bindings/arm/mediatek/mediatek,audsys.txt | 1 +
.../bindings/arm/mediatek/mediatek,mmsys.txt | 1 +
.../arm/mediatek/mediatek,mt8192-clock.yaml | 199 +++
.../mediatek/mediatek,mt8192-sys-clock.yaml | 65 +
drivers/clk/mediatek/Kconfig | 80 +
drivers/clk/mediatek/Makefile | 13 +
drivers/clk/mediatek/clk-cpumux.c | 2 +-
drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++
drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++
drivers/clk/mediatek/clk-mt8192-img.c | 70 +
.../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++
drivers/clk/mediatek/clk-mt8192-ipe.c | 57 +
drivers/clk/mediatek/clk-mt8192-mdp.c | 82 +
drivers/clk/mediatek/clk-mt8192-mfg.c | 50 +
drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++
drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++
drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 +
drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++
drivers/clk/mediatek/clk-mt8192-venc.c | 53 +
drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++
drivers/clk/mediatek/clk-mtk.c | 25 +-
drivers/clk/mediatek/clk-mtk.h | 28 +-
drivers/clk/mediatek/clk-mux.c | 11 +-
drivers/clk/mediatek/clk-mux.h | 18 +-
drivers/clk/mediatek/clk-pll.c | 31 +-
drivers/clk/mediatek/reset.c | 2 +-
include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++
27 files changed, 3356 insertions(+), 24 deletions(-)
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c
create mode 100644 drivers/clk/mediatek/clk-mt8192.c
create mode 100644 include/dt-bindings/clock/mt8192-clk.h
--
2.18.0
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek
WARNING: multiple messages have this Message-ID (diff)
From: Chun-Jie Chen <chun-jie.chen@mediatek.com>
To: Matthias Brugger <matthias.bgg@gmail.com>,
Stephen Boyd <sboyd@kernel.org>,
Nicolas Boichat <drinkcat@chromium.org>,
Rob Herring <robh+dt@kernel.org>
Cc: <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>,
<linux-mediatek@lists.infradead.org>, <linux-clk@vger.kernel.org>,
<devicetree@vger.kernel.org>, <srv_heupstream@mediatek.com>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>
Subject: [v14 00/21] Mediatek MT8192 clock support
Date: Mon, 26 Jul 2021 18:56:58 +0800 [thread overview]
Message-ID: <20210726105719.15793-1-chun-jie.chen@mediatek.com> (raw)
this patch series is based on 5.14-rc1.
changes since v13:
- no change (rebased to 5.14)
changes since v12:
- move audsys binding to "mediatek,audsys.txt" (patch 3)
changes since v11:
- move mmsys binding to "mediatek,mmsys.txt" (patch 2)
- fix new DT binding error (patch 1)
change since v10:
- refine binding document in patch 1 (drop the 'oneOf')
change since v9:
- combine similiar dt-binding file for system and functional clock
- change api of getting regmap if it's not a syscon node (patch 3)
change since v8:
- fix mm dt-binding file conflict.
reason for sending v8:
- due to this patch series including dt-binding file, so add
device tree reviewer to mail list, no change between [1] and v8.
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=454523
reason for resending v7:
- add review history from series below
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295
change since v6:
- update from series below
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405295
- fix DT bindings fail
- fix checkpatch warning
- update mux ops without gate control
change since v5:
- remove unused clocks by rolling Tinghan's patches[1][2] into series
[1] https://patchwork.kernel.org/project/linux-mediatek/list/?series=398781
[2] https://patchwork.kernel.org/project/linux-mediatek/list/?series=405143
- remove dts related patches from series
change since v4:
- merge some subsystem into same driver
- add a generic probe function to reduce duplicated code
changes since v3:
- add critical clocks
- split large patches into small ones
changes since v2:
- update and split dt-binding documents by functionalities
- add error checking in probe() function
- fix incorrect clock relation and add critical clocks
- update license identifier and minor fix of coding style
changes since v1:
- fix asymmetrical control of PLL
- have en_mask used as divider enable mask on all MediaTek SoC
Chun-Jie Chen (21):
dt-bindings: ARM: Mediatek: Add new document bindings of MT8192 clock
dt-bindings: ARM: Mediatek: Add mmsys document binding for MT8192
dt-bindings: ARM: Mediatek: Add audsys document binding for MT8192
clk: mediatek: Add dt-bindings of MT8192 clocks
clk: mediatek: Get regmap without syscon compatible check
clk: mediatek: Fix asymmetrical PLL enable and disable control
clk: mediatek: Add configurable enable control to mtk_pll_data
clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers
clk: mediatek: Add MT8192 basic clocks support
clk: mediatek: Add MT8192 audio clock support
clk: mediatek: Add MT8192 camsys clock support
clk: mediatek: Add MT8192 imgsys clock support
clk: mediatek: Add MT8192 imp i2c wrapper clock support
clk: mediatek: Add MT8192 ipesys clock support
clk: mediatek: Add MT8192 mdpsys clock support
clk: mediatek: Add MT8192 mfgcfg clock support
clk: mediatek: Add MT8192 mmsys clock support
clk: mediatek: Add MT8192 msdc clock support
clk: mediatek: Add MT8192 scp adsp clock support
clk: mediatek: Add MT8192 vdecsys clock support
clk: mediatek: Add MT8192 vencsys clock support
.../bindings/arm/mediatek/mediatek,audsys.txt | 1 +
.../bindings/arm/mediatek/mediatek,mmsys.txt | 1 +
.../arm/mediatek/mediatek,mt8192-clock.yaml | 199 +++
.../mediatek/mediatek,mt8192-sys-clock.yaml | 65 +
drivers/clk/mediatek/Kconfig | 80 +
drivers/clk/mediatek/Makefile | 13 +
drivers/clk/mediatek/clk-cpumux.c | 2 +-
drivers/clk/mediatek/clk-mt8192-aud.c | 118 ++
drivers/clk/mediatek/clk-mt8192-cam.c | 107 ++
drivers/clk/mediatek/clk-mt8192-img.c | 70 +
.../clk/mediatek/clk-mt8192-imp_iic_wrap.c | 119 ++
drivers/clk/mediatek/clk-mt8192-ipe.c | 57 +
drivers/clk/mediatek/clk-mt8192-mdp.c | 82 +
drivers/clk/mediatek/clk-mt8192-mfg.c | 50 +
drivers/clk/mediatek/clk-mt8192-mm.c | 108 ++
drivers/clk/mediatek/clk-mt8192-msdc.c | 85 ++
drivers/clk/mediatek/clk-mt8192-scp_adsp.c | 50 +
drivers/clk/mediatek/clk-mt8192-vdec.c | 94 ++
drivers/clk/mediatek/clk-mt8192-venc.c | 53 +
drivers/clk/mediatek/clk-mt8192.c | 1326 +++++++++++++++++
drivers/clk/mediatek/clk-mtk.c | 25 +-
drivers/clk/mediatek/clk-mtk.h | 28 +-
drivers/clk/mediatek/clk-mux.c | 11 +-
drivers/clk/mediatek/clk-mux.h | 18 +-
drivers/clk/mediatek/clk-pll.c | 31 +-
drivers/clk/mediatek/reset.c | 2 +-
include/dt-bindings/clock/mt8192-clk.h | 585 ++++++++
27 files changed, 3356 insertions(+), 24 deletions(-)
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-clock.yaml
create mode 100644 Documentation/devicetree/bindings/arm/mediatek/mediatek,mt8192-sys-clock.yaml
create mode 100644 drivers/clk/mediatek/clk-mt8192-aud.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-cam.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-img.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-imp_iic_wrap.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-ipe.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mdp.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mfg.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-mm.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-msdc.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-scp_adsp.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-vdec.c
create mode 100644 drivers/clk/mediatek/clk-mt8192-venc.c
create mode 100644 drivers/clk/mediatek/clk-mt8192.c
create mode 100644 include/dt-bindings/clock/mt8192-clk.h
--
2.18.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2021-07-26 10:57 UTC|newest]
Thread overview: 186+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-26 10:56 Chun-Jie Chen [this message]
2021-07-26 10:56 ` [v14 00/21] Mediatek MT8192 clock support Chun-Jie Chen
2021-07-26 10:56 ` Chun-Jie Chen
2021-07-26 10:56 ` [v14 01/21] dt-bindings: ARM: Mediatek: Add new document bindings of MT8192 clock Chun-Jie Chen
2021-07-26 10:56 ` Chun-Jie Chen
2021-07-26 10:56 ` Chun-Jie Chen
2021-07-27 17:53 ` Stephen Boyd
2021-07-27 17:53 ` Stephen Boyd
2021-07-27 17:53 ` Stephen Boyd
2021-07-26 10:57 ` [v14 02/21] dt-bindings: ARM: Mediatek: Add mmsys document binding for MT8192 Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 17:53 ` Stephen Boyd
2021-07-27 17:53 ` Stephen Boyd
2021-07-27 17:53 ` Stephen Boyd
2021-07-28 8:47 ` Enric Balletbo Serra
2021-07-28 8:47 ` Enric Balletbo Serra
2021-07-28 8:47 ` Enric Balletbo Serra
2021-07-28 10:21 ` Chun-Jie Chen
2021-07-28 10:21 ` Chun-Jie Chen
2021-07-28 10:21 ` Chun-Jie Chen
2021-08-03 20:17 ` Stephen Boyd
2021-08-03 20:17 ` Stephen Boyd
2021-08-03 20:17 ` Stephen Boyd
2021-08-05 15:35 ` Matthias Brugger
2021-08-05 15:35 ` Matthias Brugger
2021-08-05 15:35 ` Matthias Brugger
2021-08-05 23:49 ` Stephen Boyd
2021-08-05 23:49 ` Stephen Boyd
2021-08-05 23:49 ` Stephen Boyd
2021-07-26 10:57 ` [v14 03/21] dt-bindings: ARM: Mediatek: Add audsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-26 10:57 ` [v14 04/21] clk: mediatek: Add dt-bindings of MT8192 clocks Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-26 10:57 ` [v14 05/21] clk: mediatek: Get regmap without syscon compatible check Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:37 ` Ikjoon Jang
2021-07-27 4:37 ` Ikjoon Jang
2021-07-27 4:37 ` Ikjoon Jang
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-26 10:57 ` [v14 06/21] clk: mediatek: Fix asymmetrical PLL enable and disable control Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-27 17:54 ` Stephen Boyd
2021-07-26 10:57 ` [v14 07/21] clk: mediatek: Add configurable enable control to mtk_pll_data Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-26 10:57 ` [v14 08/21] clk: mediatek: Add mtk_clk_simple_probe() to simplify clock providers Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:38 ` Ikjoon Jang
2021-07-27 4:38 ` Ikjoon Jang
2021-07-27 4:38 ` Ikjoon Jang
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-26 10:57 ` [v14 09/21] clk: mediatek: Add MT8192 basic clocks support Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:39 ` Ikjoon Jang
2021-07-27 4:39 ` Ikjoon Jang
2021-07-27 4:39 ` Ikjoon Jang
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-26 10:57 ` [v14 10/21] clk: mediatek: Add MT8192 audio clock support Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:40 ` Ikjoon Jang
2021-07-27 4:40 ` Ikjoon Jang
2021-07-27 4:40 ` Ikjoon Jang
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-26 10:57 ` [v14 11/21] clk: mediatek: Add MT8192 camsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:41 ` Ikjoon Jang
2021-07-27 4:41 ` Ikjoon Jang
2021-07-27 4:41 ` Ikjoon Jang
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-27 17:55 ` Stephen Boyd
2021-07-26 10:57 ` [v14 12/21] clk: mediatek: Add MT8192 imgsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:41 ` Ikjoon Jang
2021-07-27 4:41 ` Ikjoon Jang
2021-07-27 4:41 ` Ikjoon Jang
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-26 10:57 ` [v14 13/21] clk: mediatek: Add MT8192 imp i2c wrapper " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:42 ` Ikjoon Jang
2021-07-27 4:42 ` Ikjoon Jang
2021-07-27 4:42 ` Ikjoon Jang
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-26 10:57 ` [v14 14/21] clk: mediatek: Add MT8192 ipesys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:43 ` Ikjoon Jang
2021-07-27 4:43 ` Ikjoon Jang
2021-07-27 4:43 ` Ikjoon Jang
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-26 10:57 ` [v14 15/21] clk: mediatek: Add MT8192 mdpsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:43 ` Ikjoon Jang
2021-07-27 4:43 ` Ikjoon Jang
2021-07-27 4:43 ` Ikjoon Jang
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-26 10:57 ` [v14 16/21] clk: mediatek: Add MT8192 mfgcfg " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:44 ` Ikjoon Jang
2021-07-27 4:44 ` Ikjoon Jang
2021-07-27 4:44 ` Ikjoon Jang
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-27 17:56 ` Stephen Boyd
2021-07-26 10:57 ` [v14 17/21] clk: mediatek: Add MT8192 mmsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-26 10:57 ` [v14 18/21] clk: mediatek: Add MT8192 msdc " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:45 ` Ikjoon Jang
2021-07-27 4:45 ` Ikjoon Jang
2021-07-27 4:45 ` Ikjoon Jang
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-26 10:57 ` [v14 19/21] clk: mediatek: Add MT8192 scp adsp " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:46 ` Ikjoon Jang
2021-07-27 4:46 ` Ikjoon Jang
2021-07-27 4:46 ` Ikjoon Jang
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-26 10:57 ` [v14 20/21] clk: mediatek: Add MT8192 vdecsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:47 ` Ikjoon Jang
2021-07-27 4:47 ` Ikjoon Jang
2021-07-27 4:47 ` Ikjoon Jang
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-26 10:57 ` [v14 21/21] clk: mediatek: Add MT8192 vencsys " Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-26 10:57 ` Chun-Jie Chen
2021-07-27 4:47 ` Ikjoon Jang
2021-07-27 4:47 ` Ikjoon Jang
2021-07-27 4:47 ` Ikjoon Jang
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
2021-07-27 17:57 ` Stephen Boyd
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210726105719.15793-1-chun-jie.chen@mediatek.com \
--to=chun-jie.chen@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=drinkcat@chromium.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=srv_heupstream@mediatek.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.