All of lore.kernel.org
 help / color / mirror / Atom feed
From: Igor Mammedov <imammedo@redhat.com>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: "Michael S. Tsirkin" <mst@redhat.com>,
	Shashi Mallela <shashi.mallela@linaro.org>,
	Radoslaw Biernacki <rad@semihalf.com>,
	QEMU Developers <qemu-devel@nongnu.org>,
	Eric Auger <eric.auger@redhat.com>,
	qemu-arm <qemu-arm@nongnu.org>, Leif Lindholm <leif@nuviainc.com>
Subject: Re: [PATCH v7 10/10] tests/data/acpi/virt: Update IORT files for ITS
Date: Wed, 1 Sep 2021 12:04:12 +0200	[thread overview]
Message-ID: <20210901120412.7bbd27ad@redhat.com> (raw)
In-Reply-To: <CAFEAcA_vT5ox=7r245qhNOCBpYz1SGEGPzkWX5gqL=_GAGzD+w@mail.gmail.com>

On Wed, 1 Sep 2021 10:45:43 +0100
Peter Maydell <peter.maydell@linaro.org> wrote:

> On Wed, 1 Sept 2021 at 10:02, Igor Mammedov <imammedo@redhat.com> wrote:
> >
> > On Wed, 1 Sep 2021 09:06:41 +0100
> > Peter Maydell <peter.maydell@linaro.org> wrote:
> >  
> > > On Wed, 1 Sept 2021 at 09:03, Igor Mammedov <imammedo@redhat.com> wrote:  
> > > >
> > > > not directly related to the patch but while I was testing IORT testcase
> > > > (https://github.com/imammedo/qemu acpi-tests)
> > > > after rebase to 6.1, I get test failure due to change in MADT table vs
> > > > expected blobs made in 6.0 time and it does look like ABI change
> > > > (what is bad, it also happens to virt-6.0 machine type).
> > > > Can ARM folks check if we didn't break something?  
> > >  
> > > >  [02Ch 0044   1]                Subtable Type : 0C [Generic Interrupt Distributor]
> > > >  [02Dh 0045   1]                       Length : 18
> > > >  [02Eh 0046   2]                     Reserved : 0000
> > > >  [030h 0048   4]        Local GIC Hardware ID : 00000000
> > > >  [034h 0052   8]                 Base Address : 0000000008000000
> > > >  [03Ch 0060   4]               Interrupt Base : 00000000
> > > > -[040h 0064   1]                      Version : 02
> > > > +[040h 0064   1]                      Version : 03  
> > >
> > > This says the GIC changed from GICv2 to v3. What QEMU command line are  
> > For the test case, I'm more interested in if the rest of numbers are correct for defaut virt machine type.
> >
> > But in case of virt-6.0 we might have problem.
> >  
> > > you using here ?  
> >
> > -machine virt -accel kvm -accel tcg -nodefaults -nographic -drive if=pflash,format=raw,file=pc-bios/edk2-aarch64-code.fd,readonly=on -drive if=pflash,format=raw,file=pc-bios/edk2-arm-vars.fd,snapshot=on -cdrom tests/data/uefi-boot-images/bios-tables-test.aarch64.iso.qcow2 -cpu host -machine virt-6.0
> >                                                                                   ^^^^^^^^  
> 
> With KVM enabled you get "whatever interrupt controller the host has",
> so the configuration is not stable across different host machines. So this
> is not a usable setup to generate or cross-check the ACPI test blobs.
> (It should get you the same configuration across QEMU versions but on
> the same host machine, though.)

Ok, I'll drop IORT test case for now and revisit it once this series is
merged.

> 
> (All the diffs you quote are interrupt-controller related in one way
> or another.)
>
> -- PMM
> 



      reply	other threads:[~2021-09-01 10:07 UTC|newest]

Thread overview: 27+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-08-05 22:29 [PATCH v7 00/10] GICv3 LPI and ITS feature implementation Shashi Mallela
2021-08-05 22:29 ` [PATCH v7 01/10] hw/intc: GICv3 ITS initial framework Shashi Mallela
2021-08-10  7:35   ` Neil Armstrong
2021-08-05 22:29 ` [PATCH v7 02/10] hw/intc: GICv3 ITS register definitions added Shashi Mallela
2021-08-10  7:35   ` Neil Armstrong
2021-08-05 22:29 ` [PATCH v7 03/10] hw/intc: GICv3 ITS command queue framework Shashi Mallela
2021-08-10  7:35   ` Neil Armstrong
2021-08-05 22:29 ` [PATCH v7 04/10] hw/intc: GICv3 ITS Command processing Shashi Mallela
2021-08-06  8:58   ` Neil Armstrong
2021-08-06 13:06     ` shashi.mallela
2021-08-05 22:29 ` [PATCH v7 05/10] hw/intc: GICv3 ITS Feature enablement Shashi Mallela
2021-08-10  7:35   ` Neil Armstrong
2021-08-05 22:29 ` [PATCH v7 06/10] hw/intc: GICv3 redistributor ITS processing Shashi Mallela
2021-08-10  7:35   ` Neil Armstrong
2021-08-05 22:29 ` [PATCH v7 07/10] hw/arm/sbsa-ref: add ITS support in SBSA GIC Shashi Mallela
2021-08-05 22:30 ` [PATCH v7 08/10] tests/data/acpi/virt: Add IORT files for ITS Shashi Mallela
2021-08-06 11:10   ` Igor Mammedov
2021-08-05 22:30 ` [PATCH v7 09/10] hw/arm/virt: add ITS support in virt GIC Shashi Mallela
2021-08-06 11:09   ` Igor Mammedov
2021-08-12 16:54     ` shashi.mallela
2021-08-05 22:30 ` [PATCH v7 10/10] tests/data/acpi/virt: Update IORT files for ITS Shashi Mallela
2021-08-06 11:11   ` Igor Mammedov
2021-09-01  8:03   ` Igor Mammedov
2021-09-01  8:06     ` Peter Maydell
2021-09-01  9:02       ` Igor Mammedov
2021-09-01  9:45         ` Peter Maydell
2021-09-01 10:04           ` Igor Mammedov [this message]

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210901120412.7bbd27ad@redhat.com \
    --to=imammedo@redhat.com \
    --cc=eric.auger@redhat.com \
    --cc=leif@nuviainc.com \
    --cc=mst@redhat.com \
    --cc=peter.maydell@linaro.org \
    --cc=qemu-arm@nongnu.org \
    --cc=qemu-devel@nongnu.org \
    --cc=rad@semihalf.com \
    --cc=shashi.mallela@linaro.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.