From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/22] target-arm queue
Date: Thu, 30 Sep 2021 16:11:39 +0100 [thread overview]
Message-ID: <20210930151201.9407-1-peter.maydell@linaro.org> (raw)
Nothing too exciting in this lot :-)
The following changes since commit ba0fa56bc06e563de68d2a2bf3ddb0cfea1be4f9:
Merge remote-tracking branch 'remotes/vivier/tags/q800-for-6.2-pull-request' into staging (2021-09-29 21:20:49 +0100)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20210930
for you to fetch changes up to 1f4b2ec701b9d73d3fa7bb90c8b4376bc7d3c42b:
hw/arm: sabrelite: Connect SPI flash CS line to GPIO3_19 (2021-09-30 13:44:13 +0100)
----------------------------------------------------------------
target-arm queue:
* allwinner-h3: Switch to SMC as PSCI conduit
* arm: tcg: Adhere to SMCCC 1.3 section 5.2
* xlnx-zcu102, xlnx-versal-virt: Support BBRAM and eFUSE devices
* gdbstub related code cleanups
* Don't put FPEXC and FPSID in org.gnu.gdb.arm.vfp XML
* Use _init vs _new convention in bus creation function names
* sabrelite: Connect SPI flash CS line to GPIO3_19
----------------------------------------------------------------
Alexander Graf (2):
allwinner-h3: Switch to SMC as PSCI conduit
arm: tcg: Adhere to SMCCC 1.3 section 5.2
Peter Maydell (10):
configs: Don't include 32-bit-only GDB XML in aarch64 linux configs
target/arm: Fix coding style issues in gdbstub code in helper.c
target/arm: Move gdbstub related code out of helper.c
target/arm: Don't put FPEXC and FPSID in org.gnu.gdb.arm.vfp XML
scsi: Replace scsi_bus_new() with scsi_bus_init(), scsi_bus_init_named()
ipack: Rename ipack_bus_new_inplace() to ipack_bus_init()
pci: Rename pci_root_bus_new_inplace() to pci_root_bus_init()
qbus: Rename qbus_create_inplace() to qbus_init()
qbus: Rename qbus_create() to qbus_new()
ide: Rename ide_bus_new() to ide_bus_init()
Tong Ho (9):
hw/nvram: Introduce Xilinx eFuse QOM
hw/nvram: Introduce Xilinx Versal eFuse device
hw/nvram: Introduce Xilinx ZynqMP eFuse device
hw/nvram: Introduce Xilinx battery-backed ram
hw/arm: xlnx-versal-virt: Add Xilinx BBRAM device
hw/arm: xlnx-versal-virt: Add Xilinx eFUSE device
hw/arm: xlnx-zcu102: Add Xilinx BBRAM device
hw/arm: xlnx-zcu102: Add Xilinx eFUSE device
docs/system/arm: xlnx-versal-virt: BBRAM and eFUSE Usage
Xuzhou Cheng (1):
hw/arm: sabrelite: Connect SPI flash CS line to GPIO3_19
docs/system/arm/xlnx-versal-virt.rst | 49 ++
configs/targets/aarch64-linux-user.mak | 2 +-
configs/targets/aarch64-softmmu.mak | 2 +-
configs/targets/aarch64_be-linux-user.mak | 2 +-
configs/targets/arm-linux-user.mak | 2 +-
configs/targets/arm-softmmu.mak | 2 +-
configs/targets/armeb-linux-user.mak | 2 +-
include/hw/arm/xlnx-versal.h | 15 +
include/hw/arm/xlnx-zynqmp.h | 5 +
include/hw/ide/internal.h | 4 +-
include/hw/ipack/ipack.h | 8 +-
include/hw/nvram/xlnx-bbram.h | 54 ++
include/hw/nvram/xlnx-efuse.h | 132 +++++
include/hw/nvram/xlnx-versal-efuse.h | 68 +++
include/hw/nvram/xlnx-zynqmp-efuse.h | 44 ++
include/hw/pci/pci.h | 10 +-
include/hw/qdev-core.h | 6 +-
include/hw/scsi/scsi.h | 30 +-
target/arm/internals.h | 7 +
hw/arm/allwinner-h3.c | 2 +-
hw/arm/sabrelite.c | 2 +-
hw/arm/xlnx-versal-virt.c | 88 +++
hw/arm/xlnx-versal.c | 57 ++
hw/arm/xlnx-zcu102.c | 30 ++
hw/arm/xlnx-zynqmp.c | 49 ++
hw/audio/intel-hda.c | 2 +-
hw/block/fdc.c | 2 +-
hw/block/swim.c | 3 +-
hw/char/virtio-serial-bus.c | 4 +-
hw/core/bus.c | 13 +-
hw/core/sysbus.c | 10 +-
hw/gpio/bcm2835_gpio.c | 3 +-
hw/hyperv/vmbus.c | 2 +-
hw/i2c/core.c | 2 +-
hw/ide/ahci.c | 2 +-
hw/ide/cmd646.c | 2 +-
hw/ide/isa.c | 2 +-
hw/ide/macio.c | 2 +-
hw/ide/microdrive.c | 2 +-
hw/ide/mmio.c | 2 +-
hw/ide/piix.c | 2 +-
hw/ide/qdev.c | 4 +-
hw/ide/sii3112.c | 2 +-
hw/ide/via.c | 2 +-
hw/ipack/ipack.c | 10 +-
hw/ipack/tpci200.c | 4 +-
hw/isa/isa-bus.c | 2 +-
hw/misc/auxbus.c | 2 +-
hw/misc/mac_via.c | 4 +-
hw/misc/macio/cuda.c | 4 +-
hw/misc/macio/macio.c | 4 +-
hw/misc/macio/pmu.c | 4 +-
hw/nubus/nubus-bridge.c | 2 +-
hw/nvme/ctrl.c | 4 +-
hw/nvme/subsys.c | 3 +-
hw/nvram/xlnx-bbram.c | 545 +++++++++++++++++++
hw/nvram/xlnx-efuse-crc.c | 119 +++++
hw/nvram/xlnx-efuse.c | 280 ++++++++++
hw/nvram/xlnx-versal-efuse-cache.c | 114 ++++
hw/nvram/xlnx-versal-efuse-ctrl.c | 783 +++++++++++++++++++++++++++
hw/nvram/xlnx-zynqmp-efuse.c | 855 ++++++++++++++++++++++++++++++
hw/pci-host/raven.c | 4 +-
hw/pci-host/versatile.c | 6 +-
hw/pci/pci.c | 30 +-
hw/pci/pci_bridge.c | 4 +-
hw/ppc/spapr_vio.c | 2 +-
hw/s390x/ap-bridge.c | 2 +-
hw/s390x/css-bridge.c | 2 +-
hw/s390x/event-facility.c | 4 +-
hw/s390x/s390-pci-bus.c | 2 +-
hw/s390x/virtio-ccw.c | 3 +-
hw/scsi/esp-pci.c | 2 +-
hw/scsi/esp.c | 2 +-
hw/scsi/lsi53c895a.c | 2 +-
hw/scsi/megasas.c | 3 +-
hw/scsi/mptsas.c | 2 +-
hw/scsi/scsi-bus.c | 6 +-
hw/scsi/spapr_vscsi.c | 3 +-
hw/scsi/virtio-scsi.c | 4 +-
hw/scsi/vmw_pvscsi.c | 3 +-
hw/sd/allwinner-sdhost.c | 4 +-
hw/sd/bcm2835_sdhost.c | 4 +-
hw/sd/pl181.c | 3 +-
hw/sd/pxa2xx_mmci.c | 4 +-
hw/sd/sdhci.c | 3 +-
hw/sd/ssi-sd.c | 3 +-
hw/ssi/ssi.c | 2 +-
hw/usb/bus.c | 2 +-
hw/usb/dev-smartcard-reader.c | 3 +-
hw/usb/dev-storage-bot.c | 3 +-
hw/usb/dev-storage-classic.c | 4 +-
hw/usb/dev-uas.c | 3 +-
hw/virtio/virtio-mmio.c | 3 +-
hw/virtio/virtio-pci.c | 3 +-
hw/xen/xen-bus.c | 2 +-
hw/xen/xen-legacy-backend.c | 2 +-
target/arm/gdbstub.c | 154 ++++++
target/arm/gdbstub64.c | 140 +++++
target/arm/helper.c | 262 ---------
target/arm/psci.c | 35 +-
gdb-xml/arm-neon.xml | 2 -
gdb-xml/arm-vfp-sysregs.xml | 17 +
gdb-xml/arm-vfp.xml | 2 -
gdb-xml/arm-vfp3.xml | 2 -
hw/Kconfig | 2 +
hw/arm/Kconfig | 2 +
hw/nvram/Kconfig | 19 +
hw/nvram/meson.build | 8 +
108 files changed, 3806 insertions(+), 447 deletions(-)
create mode 100644 include/hw/nvram/xlnx-bbram.h
create mode 100644 include/hw/nvram/xlnx-efuse.h
create mode 100644 include/hw/nvram/xlnx-versal-efuse.h
create mode 100644 include/hw/nvram/xlnx-zynqmp-efuse.h
create mode 100644 hw/nvram/xlnx-bbram.c
create mode 100644 hw/nvram/xlnx-efuse-crc.c
create mode 100644 hw/nvram/xlnx-efuse.c
create mode 100644 hw/nvram/xlnx-versal-efuse-cache.c
create mode 100644 hw/nvram/xlnx-versal-efuse-ctrl.c
create mode 100644 hw/nvram/xlnx-zynqmp-efuse.c
create mode 100644 gdb-xml/arm-vfp-sysregs.xml
next reply other threads:[~2021-09-30 15:15 UTC|newest]
Thread overview: 30+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-30 15:11 Peter Maydell [this message]
2021-09-30 15:11 ` [PULL 01/22] allwinner-h3: Switch to SMC as PSCI conduit Peter Maydell
2021-09-30 15:11 ` [PULL 02/22] arm: tcg: Adhere to SMCCC 1.3 section 5.2 Peter Maydell
2021-11-18 21:57 ` Peter Maydell
2021-11-19 10:35 ` Alexander Graf
2021-11-19 14:15 ` Peter Maydell
2021-09-30 15:11 ` [PULL 03/22] hw/nvram: Introduce Xilinx eFuse QOM Peter Maydell
2021-09-30 15:11 ` [PULL 04/22] hw/nvram: Introduce Xilinx Versal eFuse device Peter Maydell
2021-09-30 15:11 ` [PULL 05/22] hw/nvram: Introduce Xilinx ZynqMP " Peter Maydell
2021-09-30 15:11 ` [PULL 06/22] hw/nvram: Introduce Xilinx battery-backed ram Peter Maydell
2022-04-01 14:23 ` Peter Maydell
2021-09-30 15:11 ` [PULL 07/22] hw/arm: xlnx-versal-virt: Add Xilinx BBRAM device Peter Maydell
2021-09-30 15:11 ` [PULL 08/22] hw/arm: xlnx-versal-virt: Add Xilinx eFUSE device Peter Maydell
2021-09-30 15:11 ` [PULL 09/22] hw/arm: xlnx-zcu102: Add Xilinx BBRAM device Peter Maydell
2021-09-30 15:11 ` [PULL 10/22] hw/arm: xlnx-zcu102: Add Xilinx eFUSE device Peter Maydell
2021-09-30 15:11 ` [PULL 11/22] docs/system/arm: xlnx-versal-virt: BBRAM and eFUSE Usage Peter Maydell
2021-09-30 15:11 ` [PULL 12/22] configs: Don't include 32-bit-only GDB XML in aarch64 linux configs Peter Maydell
2021-09-30 15:11 ` [PULL 13/22] target/arm: Fix coding style issues in gdbstub code in helper.c Peter Maydell
2021-09-30 15:11 ` [PULL 14/22] target/arm: Move gdbstub related code out of helper.c Peter Maydell
2021-09-30 15:11 ` [PULL 15/22] target/arm: Don't put FPEXC and FPSID in org.gnu.gdb.arm.vfp XML Peter Maydell
2021-09-30 15:11 ` [PULL 16/22] scsi: Replace scsi_bus_new() with scsi_bus_init(), scsi_bus_init_named() Peter Maydell
2021-09-30 15:11 ` [PULL 17/22] ipack: Rename ipack_bus_new_inplace() to ipack_bus_init() Peter Maydell
2021-09-30 15:11 ` [PULL 18/22] pci: Rename pci_root_bus_new_inplace() to pci_root_bus_init() Peter Maydell
2021-09-30 15:11 ` [PULL 19/22] qbus: Rename qbus_create_inplace() to qbus_init() Peter Maydell
2021-09-30 15:11 ` [PULL 20/22] qbus: Rename qbus_create() to qbus_new() Peter Maydell
2021-09-30 15:12 ` [PULL 21/22] ide: Rename ide_bus_new() to ide_bus_init() Peter Maydell
2021-09-30 15:12 ` [PULL 22/22] hw/arm: sabrelite: Connect SPI flash CS line to GPIO3_19 Peter Maydell
2021-10-01 9:27 ` [PULL 00/22] target-arm queue Peter Maydell
2022-05-19 17:36 Peter Maydell
2022-05-19 20:29 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210930151201.9407-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.