* [PATCH v2 0/6] DRAM devfreq support for Allwinner A64/H5
@ 2021-10-04 1:27 ` Samuel Holland
0 siblings, 0 replies; 4+ messages in thread
From: Samuel Holland @ 2021-10-04 1:27 UTC (permalink / raw)
To: MyungJoo Ham, Kyungmin Park, Chanwoo Choi, Maxime Ripard,
Chen-Yu Tsai, Jernej Skrabec, Rob Herring
Cc: Michael Turquette, Stephen Boyd, devicetree, linux-arm-kernel,
linux-pm, linux-sunxi, linux-kernel, Samuel Holland
This series adds a new devfreq driver for the MBUS/DRAM controller in
some Allwinner SoCs, and enables it for the A64 and H5.
The binding and DTs are updated in patches 1-5. The MBUS nodes already
existed, but were not bound to any driver before; they were only used
for their dma-ranges property. Finally, the driver is added in patch 6.
I am not quite sure the best way to handle DRAM register range in the
DT binding -- as a separate reg property, a separate node, or simply
enlarging the MBUS register range. While the DRAM controller is a
separate IP block, the MBUS hardware has the ability to double-buffer
certain DRAM controller registers, and the hardware MDFS process writes
to some DRAM controller registers as well. So they are rather tightly
integrated.
Like the driver commit description says, this driver could support
additional SoCs: at least A33, A83T, and H3. I can send follow-up
patches adding compatibles for these, but I cannot test A33 or A83T.
Changes from v1:
- Patch 1 was merged
- Drop patches 2-4 (support for devfreq drivers without OPPs)
- Convert the driver to use dynamic OPPs
Samuel Holland (6):
dt-bindings: clock: sunxi: Export CLK_DRAM for devfreq
dt-bindings: arm: sunxi: Expand MBUS binding
dt-bindings: arm: sunxi: Add H5 MBUS compatible
ARM: dts: sunxi: h3/h5: Update MBUS node
arm64: dts: allwinner: a64: Update MBUS node
PM / devfreq: Add a driver for the sun8i/sun50i MBUS
.../arm/sunxi/allwinner,sun4i-a10-mbus.yaml | 77 ++-
arch/arm/boot/dts/sun8i-h3.dtsi | 4 +
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 11 +-
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 10 +-
arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 4 +
drivers/clk/sunxi-ng/ccu-sun50i-a64.h | 2 -
drivers/clk/sunxi-ng/ccu-sun8i-h3.h | 2 -
drivers/devfreq/Kconfig | 8 +
drivers/devfreq/Makefile | 1 +
drivers/devfreq/sun8i-a33-mbus.c | 511 ++++++++++++++++++
include/dt-bindings/clock/sun50i-a64-ccu.h | 2 +-
include/dt-bindings/clock/sun8i-h3-ccu.h | 2 +-
12 files changed, 620 insertions(+), 14 deletions(-)
create mode 100644 drivers/devfreq/sun8i-a33-mbus.c
--
2.32.0
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH v2 0/6] DRAM devfreq support for Allwinner A64/H5
@ 2021-10-04 1:27 ` Samuel Holland
0 siblings, 0 replies; 4+ messages in thread
From: Samuel Holland @ 2021-10-04 1:27 UTC (permalink / raw)
To: MyungJoo Ham, Kyungmin Park, Chanwoo Choi, Maxime Ripard,
Chen-Yu Tsai, Jernej Skrabec, Rob Herring
Cc: Michael Turquette, Stephen Boyd, devicetree, linux-arm-kernel,
linux-pm, linux-sunxi, linux-kernel, Samuel Holland
This series adds a new devfreq driver for the MBUS/DRAM controller in
some Allwinner SoCs, and enables it for the A64 and H5.
The binding and DTs are updated in patches 1-5. The MBUS nodes already
existed, but were not bound to any driver before; they were only used
for their dma-ranges property. Finally, the driver is added in patch 6.
I am not quite sure the best way to handle DRAM register range in the
DT binding -- as a separate reg property, a separate node, or simply
enlarging the MBUS register range. While the DRAM controller is a
separate IP block, the MBUS hardware has the ability to double-buffer
certain DRAM controller registers, and the hardware MDFS process writes
to some DRAM controller registers as well. So they are rather tightly
integrated.
Like the driver commit description says, this driver could support
additional SoCs: at least A33, A83T, and H3. I can send follow-up
patches adding compatibles for these, but I cannot test A33 or A83T.
Changes from v1:
- Patch 1 was merged
- Drop patches 2-4 (support for devfreq drivers without OPPs)
- Convert the driver to use dynamic OPPs
Samuel Holland (6):
dt-bindings: clock: sunxi: Export CLK_DRAM for devfreq
dt-bindings: arm: sunxi: Expand MBUS binding
dt-bindings: arm: sunxi: Add H5 MBUS compatible
ARM: dts: sunxi: h3/h5: Update MBUS node
arm64: dts: allwinner: a64: Update MBUS node
PM / devfreq: Add a driver for the sun8i/sun50i MBUS
.../arm/sunxi/allwinner,sun4i-a10-mbus.yaml | 77 ++-
arch/arm/boot/dts/sun8i-h3.dtsi | 4 +
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 11 +-
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 10 +-
arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 4 +
drivers/clk/sunxi-ng/ccu-sun50i-a64.h | 2 -
drivers/clk/sunxi-ng/ccu-sun8i-h3.h | 2 -
drivers/devfreq/Kconfig | 8 +
drivers/devfreq/Makefile | 1 +
drivers/devfreq/sun8i-a33-mbus.c | 511 ++++++++++++++++++
include/dt-bindings/clock/sun50i-a64-ccu.h | 2 +-
include/dt-bindings/clock/sun8i-h3-ccu.h | 2 +-
12 files changed, 620 insertions(+), 14 deletions(-)
create mode 100644 drivers/devfreq/sun8i-a33-mbus.c
--
2.32.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH v2 0/6] DRAM devfreq support for Allwinner A64/H5
@ 2021-10-04 1:27 ` Samuel Holland
0 siblings, 0 replies; 4+ messages in thread
From: Samuel Holland @ 2021-10-04 1:27 UTC (permalink / raw)
To: MyungJoo Ham, Kyungmin Park, Chanwoo Choi, Maxime Ripard,
Chen-Yu Tsai, Jernej Skrabec, Rob Herring
Cc: Michael Turquette, Stephen Boyd, devicetree, linux-arm-kernel,
linux-pm, linux-sunxi, linux-kernel, Samuel Holland
This series adds a new devfreq driver for the MBUS/DRAM controller in
some Allwinner SoCs, and enables it for the A64 and H5.
The binding and DTs are updated in patches 1-5. The MBUS nodes already
existed, but were not bound to any driver before; they were only used
for their dma-ranges property. Finally, the driver is added in patch 6.
I am not quite sure the best way to handle DRAM register range in the
DT binding -- as a separate reg property, a separate node, or simply
enlarging the MBUS register range. While the DRAM controller is a
separate IP block, the MBUS hardware has the ability to double-buffer
certain DRAM controller registers, and the hardware MDFS process writes
to some DRAM controller registers as well. So they are rather tightly
integrated.
Like the driver commit description says, this driver could support
additional SoCs: at least A33, A83T, and H3. I can send follow-up
patches adding compatibles for these, but I cannot test A33 or A83T.
Changes from v1:
- Patch 1 was merged
- Drop patches 2-4 (support for devfreq drivers without OPPs)
- Convert the driver to use dynamic OPPs
Samuel Holland (6):
dt-bindings: clock: sunxi: Export CLK_DRAM for devfreq
dt-bindings: arm: sunxi: Expand MBUS binding
dt-bindings: arm: sunxi: Add H5 MBUS compatible
ARM: dts: sunxi: h3/h5: Update MBUS node
arm64: dts: allwinner: a64: Update MBUS node
PM / devfreq: Add a driver for the sun8i/sun50i MBUS
.../arm/sunxi/allwinner,sun4i-a10-mbus.yaml | 77 ++-
arch/arm/boot/dts/sun8i-h3.dtsi | 4 +
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 11 +-
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 10 +-
arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 4 +
drivers/clk/sunxi-ng/ccu-sun50i-a64.h | 2 -
drivers/clk/sunxi-ng/ccu-sun8i-h3.h | 2 -
drivers/devfreq/Kconfig | 8 +
drivers/devfreq/Makefile | 1 +
drivers/devfreq/sun8i-a33-mbus.c | 511 ++++++++++++++++++
include/dt-bindings/clock/sun50i-a64-ccu.h | 2 +-
include/dt-bindings/clock/sun8i-h3-ccu.h | 2 +-
12 files changed, 620 insertions(+), 14 deletions(-)
create mode 100644 drivers/devfreq/sun8i-a33-mbus.c
--
2.32.0
^ permalink raw reply [flat|nested] 4+ messages in thread
* [PATCH v2 0/6] DRAM devfreq support for Allwinner A64/H5
@ 2021-10-04 1:27 ` Samuel Holland
0 siblings, 0 replies; 4+ messages in thread
From: Samuel Holland @ 2021-10-04 1:27 UTC (permalink / raw)
To: MyungJoo Ham, Kyungmin Park, Chanwoo Choi, Maxime Ripard,
Chen-Yu Tsai, Jernej Skrabec, Rob Herring
Cc: Michael Turquette, Stephen Boyd, devicetree, linux-arm-kernel,
linux-pm, linux-sunxi, linux-kernel, Samuel Holland
This series adds a new devfreq driver for the MBUS/DRAM controller in
some Allwinner SoCs, and enables it for the A64 and H5.
The binding and DTs are updated in patches 1-5. The MBUS nodes already
existed, but were not bound to any driver before; they were only used
for their dma-ranges property. Finally, the driver is added in patch 6.
I am not quite sure the best way to handle DRAM register range in the
DT binding -- as a separate reg property, a separate node, or simply
enlarging the MBUS register range. While the DRAM controller is a
separate IP block, the MBUS hardware has the ability to double-buffer
certain DRAM controller registers, and the hardware MDFS process writes
to some DRAM controller registers as well. So they are rather tightly
integrated.
Like the driver commit description says, this driver could support
additional SoCs: at least A33, A83T, and H3. I can send follow-up
patches adding compatibles for these, but I cannot test A33 or A83T.
Changes from v1:
- Patch 1 was merged
- Drop patches 2-4 (support for devfreq drivers without OPPs)
- Convert the driver to use dynamic OPPs
Samuel Holland (6):
dt-bindings: clock: sunxi: Export CLK_DRAM for devfreq
dt-bindings: arm: sunxi: Expand MBUS binding
dt-bindings: arm: sunxi: Add H5 MBUS compatible
ARM: dts: sunxi: h3/h5: Update MBUS node
arm64: dts: allwinner: a64: Update MBUS node
PM / devfreq: Add a driver for the sun8i/sun50i MBUS
.../arm/sunxi/allwinner,sun4i-a10-mbus.yaml | 77 ++-
arch/arm/boot/dts/sun8i-h3.dtsi | 4 +
arch/arm/boot/dts/sunxi-h3-h5.dtsi | 11 +-
arch/arm64/boot/dts/allwinner/sun50i-a64.dtsi | 10 +-
arch/arm64/boot/dts/allwinner/sun50i-h5.dtsi | 4 +
drivers/clk/sunxi-ng/ccu-sun50i-a64.h | 2 -
drivers/clk/sunxi-ng/ccu-sun8i-h3.h | 2 -
drivers/devfreq/Kconfig | 8 +
drivers/devfreq/Makefile | 1 +
drivers/devfreq/sun8i-a33-mbus.c | 511 ++++++++++++++++++
include/dt-bindings/clock/sun50i-a64-ccu.h | 2 +-
include/dt-bindings/clock/sun8i-h3-ccu.h | 2 +-
12 files changed, 620 insertions(+), 14 deletions(-)
create mode 100644 drivers/devfreq/sun8i-a33-mbus.c
--
2.32.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2021-10-04 1:31 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-10-04 1:27 [PATCH v2 0/6] DRAM devfreq support for Allwinner A64/H5 Samuel Holland
2021-10-04 1:27 ` Samuel Holland
2021-10-04 1:27 Samuel Holland
2021-10-04 1:27 ` Samuel Holland
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.