From: Christoph Hellwig <hch@lst.de> To: Jani Nikula <jani.nikula@linux.intel.com>, Joonas Lahtinen <joonas.lahtinen@linux.intel.com>, Rodrigo Vivi <rodrigo.vivi@intel.com>, Zhenyu Wang <zhenyuw@linux.intel.com>, Zhi Wang <zhi.a.wang@intel.com> Cc: Jason Gunthorpe <jgg@nvidia.com>, intel-gfx@lists.freedesktop.org, intel-gvt-dev@lists.freedesktop.org, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH 08/29] drm/i915/gvt: remove the map_gfn_to_mfn and set_trap_area ops Date: Tue, 2 Nov 2021 08:05:40 +0100 [thread overview] Message-ID: <20211102070601.155501-9-hch@lst.de> (raw) In-Reply-To: <20211102070601.155501-1-hch@lst.de> The map_gfn_to_mfn and set_trap_area ops are never defined, so remove them and clean up code that depends on them in the callers. Signed-off-by: Christoph Hellwig <hch@lst.de> --- drivers/gpu/drm/i915/gvt/cfg_space.c | 89 ++++++---------------------- drivers/gpu/drm/i915/gvt/hypercall.h | 4 -- drivers/gpu/drm/i915/gvt/mpt.h | 44 -------------- 3 files changed, 17 insertions(+), 120 deletions(-) diff --git a/drivers/gpu/drm/i915/gvt/cfg_space.c b/drivers/gpu/drm/i915/gvt/cfg_space.c index b490e3db2e382..dad3a60543354 100644 --- a/drivers/gpu/drm/i915/gvt/cfg_space.c +++ b/drivers/gpu/drm/i915/gvt/cfg_space.c @@ -129,60 +129,16 @@ int intel_vgpu_emulate_cfg_read(struct intel_vgpu *vgpu, unsigned int offset, return 0; } -static int map_aperture(struct intel_vgpu *vgpu, bool map) +static void map_aperture(struct intel_vgpu *vgpu, bool map) { - phys_addr_t aperture_pa = vgpu_aperture_pa_base(vgpu); - unsigned long aperture_sz = vgpu_aperture_sz(vgpu); - u64 first_gfn; - u64 val; - int ret; - - if (map == vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked) - return 0; - - val = vgpu_cfg_space(vgpu)[PCI_BASE_ADDRESS_2]; - if (val & PCI_BASE_ADDRESS_MEM_TYPE_64) - val = *(u64 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_2); - else - val = *(u32 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_2); - - first_gfn = (val + vgpu_aperture_offset(vgpu)) >> PAGE_SHIFT; - - ret = intel_gvt_hypervisor_map_gfn_to_mfn(vgpu, first_gfn, - aperture_pa >> PAGE_SHIFT, - aperture_sz >> PAGE_SHIFT, - map); - if (ret) - return ret; - - vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked = map; - return 0; + if (map != vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked) + vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked = map; } -static int trap_gttmmio(struct intel_vgpu *vgpu, bool trap) +static void trap_gttmmio(struct intel_vgpu *vgpu, bool trap) { - u64 start, end; - u64 val; - int ret; - - if (trap == vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked) - return 0; - - val = vgpu_cfg_space(vgpu)[PCI_BASE_ADDRESS_0]; - if (val & PCI_BASE_ADDRESS_MEM_TYPE_64) - start = *(u64 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_0); - else - start = *(u32 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_0); - - start &= ~GENMASK(3, 0); - end = start + vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].size - 1; - - ret = intel_gvt_hypervisor_set_trap_area(vgpu, start, end, trap); - if (ret) - return ret; - - vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked = trap; - return 0; + if (trap != vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked) + vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked = trap; } static int emulate_pci_command_write(struct intel_vgpu *vgpu, @@ -191,26 +147,17 @@ static int emulate_pci_command_write(struct intel_vgpu *vgpu, u8 old = vgpu_cfg_space(vgpu)[offset]; u8 new = *(u8 *)p_data; u8 changed = old ^ new; - int ret; vgpu_pci_cfg_mem_write(vgpu, offset, p_data, bytes); if (!(changed & PCI_COMMAND_MEMORY)) return 0; if (old & PCI_COMMAND_MEMORY) { - ret = trap_gttmmio(vgpu, false); - if (ret) - return ret; - ret = map_aperture(vgpu, false); - if (ret) - return ret; + trap_gttmmio(vgpu, false); + map_aperture(vgpu, false); } else { - ret = trap_gttmmio(vgpu, true); - if (ret) - return ret; - ret = map_aperture(vgpu, true); - if (ret) - return ret; + trap_gttmmio(vgpu, true); + map_aperture(vgpu, true); } return 0; @@ -230,13 +177,12 @@ static int emulate_pci_rom_bar_write(struct intel_vgpu *vgpu, return 0; } -static int emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, +static void emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, void *p_data, unsigned int bytes) { u32 new = *(u32 *)(p_data); bool lo = IS_ALIGNED(offset, 8); u64 size; - int ret = 0; bool mmio_enabled = vgpu_cfg_space(vgpu)[PCI_COMMAND] & PCI_COMMAND_MEMORY; struct intel_vgpu_pci_bar *bars = vgpu->cfg_space.bar; @@ -259,14 +205,14 @@ static int emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, * Untrap the BAR, since guest hasn't configured a * valid GPA */ - ret = trap_gttmmio(vgpu, false); + trap_gttmmio(vgpu, false); break; case PCI_BASE_ADDRESS_2: case PCI_BASE_ADDRESS_3: size = ~(bars[INTEL_GVT_PCI_BAR_APERTURE].size -1); intel_vgpu_write_pci_bar(vgpu, offset, size >> (lo ? 0 : 32), lo); - ret = map_aperture(vgpu, false); + map_aperture(vgpu, false); break; default: /* Unimplemented BARs */ @@ -282,19 +228,18 @@ static int emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, */ trap_gttmmio(vgpu, false); intel_vgpu_write_pci_bar(vgpu, offset, new, lo); - ret = trap_gttmmio(vgpu, mmio_enabled); + trap_gttmmio(vgpu, mmio_enabled); break; case PCI_BASE_ADDRESS_2: case PCI_BASE_ADDRESS_3: map_aperture(vgpu, false); intel_vgpu_write_pci_bar(vgpu, offset, new, lo); - ret = map_aperture(vgpu, mmio_enabled); + map_aperture(vgpu, mmio_enabled); break; default: intel_vgpu_write_pci_bar(vgpu, offset, new, lo); } } - return ret; } /** @@ -336,8 +281,8 @@ int intel_vgpu_emulate_cfg_write(struct intel_vgpu *vgpu, unsigned int offset, case PCI_BASE_ADDRESS_0 ... PCI_BASE_ADDRESS_5: if (drm_WARN_ON(&i915->drm, !IS_ALIGNED(offset, 4))) return -EINVAL; - return emulate_pci_bar_write(vgpu, offset, p_data, bytes); - + emulate_pci_bar_write(vgpu, offset, p_data, bytes); + break; case INTEL_GVT_PCI_SWSCI: if (drm_WARN_ON(&i915->drm, !IS_ALIGNED(offset, 4))) return -EINVAL; diff --git a/drivers/gpu/drm/i915/gvt/hypercall.h b/drivers/gpu/drm/i915/gvt/hypercall.h index 395bce9633faa..f1a4926f6f1be 100644 --- a/drivers/gpu/drm/i915/gvt/hypercall.h +++ b/drivers/gpu/drm/i915/gvt/hypercall.h @@ -62,10 +62,6 @@ struct intel_gvt_mpt { int (*dma_pin_guest_page)(unsigned long handle, dma_addr_t dma_addr); - int (*map_gfn_to_mfn)(unsigned long handle, unsigned long gfn, - unsigned long mfn, unsigned int nr, bool map); - int (*set_trap_area)(unsigned long handle, u64 start, u64 end, - bool map); int (*set_opregion)(void *vgpu); int (*set_edid)(void *vgpu, int port_num); int (*get_vfio_device)(void *vgpu); diff --git a/drivers/gpu/drm/i915/gvt/mpt.h b/drivers/gpu/drm/i915/gvt/mpt.h index 0e3966e1fec8b..bb0e9e71d13e2 100644 --- a/drivers/gpu/drm/i915/gvt/mpt.h +++ b/drivers/gpu/drm/i915/gvt/mpt.h @@ -270,50 +270,6 @@ intel_gvt_hypervisor_dma_pin_guest_page(struct intel_vgpu *vgpu, return intel_gvt_host.mpt->dma_pin_guest_page(vgpu->handle, dma_addr); } -/** - * intel_gvt_hypervisor_map_gfn_to_mfn - map a GFN region to MFN - * @vgpu: a vGPU - * @gfn: guest PFN - * @mfn: host PFN - * @nr: amount of PFNs - * @map: map or unmap - * - * Returns: - * Zero on success, negative error code if failed. - */ -static inline int intel_gvt_hypervisor_map_gfn_to_mfn( - struct intel_vgpu *vgpu, unsigned long gfn, - unsigned long mfn, unsigned int nr, - bool map) -{ - /* a MPT implementation could have MMIO mapped elsewhere */ - if (!intel_gvt_host.mpt->map_gfn_to_mfn) - return 0; - - return intel_gvt_host.mpt->map_gfn_to_mfn(vgpu->handle, gfn, mfn, nr, - map); -} - -/** - * intel_gvt_hypervisor_set_trap_area - Trap a guest PA region - * @vgpu: a vGPU - * @start: the beginning of the guest physical address region - * @end: the end of the guest physical address region - * @map: map or unmap - * - * Returns: - * Zero on success, negative error code if failed. - */ -static inline int intel_gvt_hypervisor_set_trap_area( - struct intel_vgpu *vgpu, u64 start, u64 end, bool map) -{ - /* a MPT implementation could have MMIO trapped elsewhere */ - if (!intel_gvt_host.mpt->set_trap_area) - return 0; - - return intel_gvt_host.mpt->set_trap_area(vgpu->handle, start, end, map); -} - /** * intel_gvt_hypervisor_set_opregion - Set opregion for guest * @vgpu: a vGPU -- 2.30.2
WARNING: multiple messages have this Message-ID (diff)
From: Christoph Hellwig <hch@lst.de> To: Jani Nikula <jani.nikula@linux.intel.com>, Joonas Lahtinen <joonas.lahtinen@linux.intel.com>, Rodrigo Vivi <rodrigo.vivi@intel.com>, Zhenyu Wang <zhenyuw@linux.intel.com>, Zhi Wang <zhi.a.wang@intel.com> Cc: intel-gfx@lists.freedesktop.org, intel-gvt-dev@lists.freedesktop.org, dri-devel@lists.freedesktop.org, Jason Gunthorpe <jgg@nvidia.com>, linux-kernel@vger.kernel.org Subject: [Intel-gfx] [PATCH 08/29] drm/i915/gvt: remove the map_gfn_to_mfn and set_trap_area ops Date: Tue, 2 Nov 2021 08:05:40 +0100 [thread overview] Message-ID: <20211102070601.155501-9-hch@lst.de> (raw) In-Reply-To: <20211102070601.155501-1-hch@lst.de> The map_gfn_to_mfn and set_trap_area ops are never defined, so remove them and clean up code that depends on them in the callers. Signed-off-by: Christoph Hellwig <hch@lst.de> --- drivers/gpu/drm/i915/gvt/cfg_space.c | 89 ++++++---------------------- drivers/gpu/drm/i915/gvt/hypercall.h | 4 -- drivers/gpu/drm/i915/gvt/mpt.h | 44 -------------- 3 files changed, 17 insertions(+), 120 deletions(-) diff --git a/drivers/gpu/drm/i915/gvt/cfg_space.c b/drivers/gpu/drm/i915/gvt/cfg_space.c index b490e3db2e382..dad3a60543354 100644 --- a/drivers/gpu/drm/i915/gvt/cfg_space.c +++ b/drivers/gpu/drm/i915/gvt/cfg_space.c @@ -129,60 +129,16 @@ int intel_vgpu_emulate_cfg_read(struct intel_vgpu *vgpu, unsigned int offset, return 0; } -static int map_aperture(struct intel_vgpu *vgpu, bool map) +static void map_aperture(struct intel_vgpu *vgpu, bool map) { - phys_addr_t aperture_pa = vgpu_aperture_pa_base(vgpu); - unsigned long aperture_sz = vgpu_aperture_sz(vgpu); - u64 first_gfn; - u64 val; - int ret; - - if (map == vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked) - return 0; - - val = vgpu_cfg_space(vgpu)[PCI_BASE_ADDRESS_2]; - if (val & PCI_BASE_ADDRESS_MEM_TYPE_64) - val = *(u64 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_2); - else - val = *(u32 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_2); - - first_gfn = (val + vgpu_aperture_offset(vgpu)) >> PAGE_SHIFT; - - ret = intel_gvt_hypervisor_map_gfn_to_mfn(vgpu, first_gfn, - aperture_pa >> PAGE_SHIFT, - aperture_sz >> PAGE_SHIFT, - map); - if (ret) - return ret; - - vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked = map; - return 0; + if (map != vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked) + vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_APERTURE].tracked = map; } -static int trap_gttmmio(struct intel_vgpu *vgpu, bool trap) +static void trap_gttmmio(struct intel_vgpu *vgpu, bool trap) { - u64 start, end; - u64 val; - int ret; - - if (trap == vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked) - return 0; - - val = vgpu_cfg_space(vgpu)[PCI_BASE_ADDRESS_0]; - if (val & PCI_BASE_ADDRESS_MEM_TYPE_64) - start = *(u64 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_0); - else - start = *(u32 *)(vgpu_cfg_space(vgpu) + PCI_BASE_ADDRESS_0); - - start &= ~GENMASK(3, 0); - end = start + vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].size - 1; - - ret = intel_gvt_hypervisor_set_trap_area(vgpu, start, end, trap); - if (ret) - return ret; - - vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked = trap; - return 0; + if (trap != vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked) + vgpu->cfg_space.bar[INTEL_GVT_PCI_BAR_GTTMMIO].tracked = trap; } static int emulate_pci_command_write(struct intel_vgpu *vgpu, @@ -191,26 +147,17 @@ static int emulate_pci_command_write(struct intel_vgpu *vgpu, u8 old = vgpu_cfg_space(vgpu)[offset]; u8 new = *(u8 *)p_data; u8 changed = old ^ new; - int ret; vgpu_pci_cfg_mem_write(vgpu, offset, p_data, bytes); if (!(changed & PCI_COMMAND_MEMORY)) return 0; if (old & PCI_COMMAND_MEMORY) { - ret = trap_gttmmio(vgpu, false); - if (ret) - return ret; - ret = map_aperture(vgpu, false); - if (ret) - return ret; + trap_gttmmio(vgpu, false); + map_aperture(vgpu, false); } else { - ret = trap_gttmmio(vgpu, true); - if (ret) - return ret; - ret = map_aperture(vgpu, true); - if (ret) - return ret; + trap_gttmmio(vgpu, true); + map_aperture(vgpu, true); } return 0; @@ -230,13 +177,12 @@ static int emulate_pci_rom_bar_write(struct intel_vgpu *vgpu, return 0; } -static int emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, +static void emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, void *p_data, unsigned int bytes) { u32 new = *(u32 *)(p_data); bool lo = IS_ALIGNED(offset, 8); u64 size; - int ret = 0; bool mmio_enabled = vgpu_cfg_space(vgpu)[PCI_COMMAND] & PCI_COMMAND_MEMORY; struct intel_vgpu_pci_bar *bars = vgpu->cfg_space.bar; @@ -259,14 +205,14 @@ static int emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, * Untrap the BAR, since guest hasn't configured a * valid GPA */ - ret = trap_gttmmio(vgpu, false); + trap_gttmmio(vgpu, false); break; case PCI_BASE_ADDRESS_2: case PCI_BASE_ADDRESS_3: size = ~(bars[INTEL_GVT_PCI_BAR_APERTURE].size -1); intel_vgpu_write_pci_bar(vgpu, offset, size >> (lo ? 0 : 32), lo); - ret = map_aperture(vgpu, false); + map_aperture(vgpu, false); break; default: /* Unimplemented BARs */ @@ -282,19 +228,18 @@ static int emulate_pci_bar_write(struct intel_vgpu *vgpu, unsigned int offset, */ trap_gttmmio(vgpu, false); intel_vgpu_write_pci_bar(vgpu, offset, new, lo); - ret = trap_gttmmio(vgpu, mmio_enabled); + trap_gttmmio(vgpu, mmio_enabled); break; case PCI_BASE_ADDRESS_2: case PCI_BASE_ADDRESS_3: map_aperture(vgpu, false); intel_vgpu_write_pci_bar(vgpu, offset, new, lo); - ret = map_aperture(vgpu, mmio_enabled); + map_aperture(vgpu, mmio_enabled); break; default: intel_vgpu_write_pci_bar(vgpu, offset, new, lo); } } - return ret; } /** @@ -336,8 +281,8 @@ int intel_vgpu_emulate_cfg_write(struct intel_vgpu *vgpu, unsigned int offset, case PCI_BASE_ADDRESS_0 ... PCI_BASE_ADDRESS_5: if (drm_WARN_ON(&i915->drm, !IS_ALIGNED(offset, 4))) return -EINVAL; - return emulate_pci_bar_write(vgpu, offset, p_data, bytes); - + emulate_pci_bar_write(vgpu, offset, p_data, bytes); + break; case INTEL_GVT_PCI_SWSCI: if (drm_WARN_ON(&i915->drm, !IS_ALIGNED(offset, 4))) return -EINVAL; diff --git a/drivers/gpu/drm/i915/gvt/hypercall.h b/drivers/gpu/drm/i915/gvt/hypercall.h index 395bce9633faa..f1a4926f6f1be 100644 --- a/drivers/gpu/drm/i915/gvt/hypercall.h +++ b/drivers/gpu/drm/i915/gvt/hypercall.h @@ -62,10 +62,6 @@ struct intel_gvt_mpt { int (*dma_pin_guest_page)(unsigned long handle, dma_addr_t dma_addr); - int (*map_gfn_to_mfn)(unsigned long handle, unsigned long gfn, - unsigned long mfn, unsigned int nr, bool map); - int (*set_trap_area)(unsigned long handle, u64 start, u64 end, - bool map); int (*set_opregion)(void *vgpu); int (*set_edid)(void *vgpu, int port_num); int (*get_vfio_device)(void *vgpu); diff --git a/drivers/gpu/drm/i915/gvt/mpt.h b/drivers/gpu/drm/i915/gvt/mpt.h index 0e3966e1fec8b..bb0e9e71d13e2 100644 --- a/drivers/gpu/drm/i915/gvt/mpt.h +++ b/drivers/gpu/drm/i915/gvt/mpt.h @@ -270,50 +270,6 @@ intel_gvt_hypervisor_dma_pin_guest_page(struct intel_vgpu *vgpu, return intel_gvt_host.mpt->dma_pin_guest_page(vgpu->handle, dma_addr); } -/** - * intel_gvt_hypervisor_map_gfn_to_mfn - map a GFN region to MFN - * @vgpu: a vGPU - * @gfn: guest PFN - * @mfn: host PFN - * @nr: amount of PFNs - * @map: map or unmap - * - * Returns: - * Zero on success, negative error code if failed. - */ -static inline int intel_gvt_hypervisor_map_gfn_to_mfn( - struct intel_vgpu *vgpu, unsigned long gfn, - unsigned long mfn, unsigned int nr, - bool map) -{ - /* a MPT implementation could have MMIO mapped elsewhere */ - if (!intel_gvt_host.mpt->map_gfn_to_mfn) - return 0; - - return intel_gvt_host.mpt->map_gfn_to_mfn(vgpu->handle, gfn, mfn, nr, - map); -} - -/** - * intel_gvt_hypervisor_set_trap_area - Trap a guest PA region - * @vgpu: a vGPU - * @start: the beginning of the guest physical address region - * @end: the end of the guest physical address region - * @map: map or unmap - * - * Returns: - * Zero on success, negative error code if failed. - */ -static inline int intel_gvt_hypervisor_set_trap_area( - struct intel_vgpu *vgpu, u64 start, u64 end, bool map) -{ - /* a MPT implementation could have MMIO trapped elsewhere */ - if (!intel_gvt_host.mpt->set_trap_area) - return 0; - - return intel_gvt_host.mpt->set_trap_area(vgpu->handle, start, end, map); -} - /** * intel_gvt_hypervisor_set_opregion - Set opregion for guest * @vgpu: a vGPU -- 2.30.2
next prev parent reply other threads:[~2021-11-02 7:07 UTC|newest] Thread overview: 172+ messages / expand[flat|nested] mbox.gz Atom feed top 2021-11-02 7:05 refactor the i915 GVT support and move to the modern mdev API v2 Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 7:05 ` [PATCH 01/29] drm/i915/gvt: undef TRACE_INCLUDE_FILE in i915_trace.h Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 7:05 ` [PATCH 02/29] drm/i915/gvt: integrate into the main Makefile Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 13:56 ` Jason Gunthorpe 2021-11-02 13:56 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 13:56 ` Jason Gunthorpe 2021-11-02 14:55 ` Jani Nikula 2021-11-02 14:55 ` Jani Nikula 2021-11-02 14:55 ` [Intel-gfx] " Jani Nikula 2021-11-04 12:30 ` Joonas Lahtinen 2021-11-04 12:30 ` [Intel-gfx] " Joonas Lahtinen 2021-11-04 12:30 ` Joonas Lahtinen 2021-11-04 12:32 ` Jason Gunthorpe 2021-11-04 12:32 ` [Intel-gfx] " Jason Gunthorpe 2021-11-04 12:32 ` Jason Gunthorpe 2021-11-09 7:56 ` Christoph Hellwig 2021-11-09 7:56 ` [Intel-gfx] " Christoph Hellwig 2021-11-09 7:55 ` Christoph Hellwig 2021-11-09 7:55 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 7:05 ` [PATCH 03/29] drm/i915/gvt: remove module refcounting in intel_gvt_{,un}register_hypervisor Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] [PATCH 03/29] drm/i915/gvt: remove module refcounting in intel_gvt_{, un}register_hypervisor Christoph Hellwig 2021-11-02 15:36 ` [PATCH 03/29] drm/i915/gvt: remove module refcounting in intel_gvt_{,un}register_hypervisor Jason Gunthorpe 2021-11-02 15:36 ` [Intel-gfx] [PATCH 03/29] drm/i915/gvt: remove module refcounting in intel_gvt_{, un}register_hypervisor Jason Gunthorpe 2021-11-02 15:36 ` [PATCH 03/29] drm/i915/gvt: remove module refcounting in intel_gvt_{,un}register_hypervisor Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 04/29] drm/i915/gvt: remove enum hypervisor_type Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 15:37 ` Jason Gunthorpe 2021-11-02 15:37 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 15:37 ` Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 05/29] drm/i915/gvt: rename intel_vgpu_ops to intel_vgpu_mdev_ops Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 15:37 ` Jason Gunthorpe 2021-11-02 15:37 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 15:37 ` Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 06/29] drm/i915/gvt: move the gvt code into kvmgt.ko Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-04 12:54 ` Joonas Lahtinen 2021-11-04 12:54 ` [Intel-gfx] " Joonas Lahtinen 2021-11-02 7:05 ` [PATCH 07/29] drm/i915/gvt: remove intel_gvt_ops Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:03 ` Jason Gunthorpe 2021-11-02 16:03 ` Jason Gunthorpe 2021-11-02 16:03 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` Christoph Hellwig [this message] 2021-11-02 7:05 ` [Intel-gfx] [PATCH 08/29] drm/i915/gvt: remove the map_gfn_to_mfn and set_trap_area ops Christoph Hellwig 2021-11-02 16:04 ` Jason Gunthorpe 2021-11-02 16:04 ` Jason Gunthorpe 2021-11-02 16:04 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 09/29] drm/i915/gvt: remove the unused from_virt_to_mfn op Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:04 ` Jason Gunthorpe 2021-11-02 16:04 ` Jason Gunthorpe 2021-11-02 16:04 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 10/29] drm/i915/gvt: merge struct kvmgt_vdev into struct intel_vgpu Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:05 ` Jason Gunthorpe 2021-11-02 16:05 ` Jason Gunthorpe 2021-11-02 16:05 ` Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 11/29] drm/i915/gvt: merge struct kvmgt_guest_info into strut intel_vgpu Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:06 ` Jason Gunthorpe 2021-11-02 16:06 ` Jason Gunthorpe 2021-11-02 16:06 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 12/29] drm/i915/gvt: remove vgpu->handle Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:07 ` Jason Gunthorpe 2021-11-02 16:07 ` Jason Gunthorpe 2021-11-02 16:07 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 13/29] drm/i915/gvt: devirtualize ->{read,write}_gpa Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] [PATCH 13/29] drm/i915/gvt: devirtualize ->{read, write}_gpa Christoph Hellwig 2021-11-02 16:08 ` [PATCH 13/29] drm/i915/gvt: devirtualize ->{read,write}_gpa Jason Gunthorpe 2021-11-02 16:08 ` Jason Gunthorpe 2021-11-02 16:08 ` [Intel-gfx] [PATCH 13/29] drm/i915/gvt: devirtualize ->{read, write}_gpa Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 14/29] drm/i915/gvt: devirtualize ->{get, put}_vfio_device Christoph Hellwig 2021-11-02 7:05 ` [PATCH 14/29] drm/i915/gvt: devirtualize ->{get,put}_vfio_device Christoph Hellwig 2021-11-02 16:12 ` Jason Gunthorpe 2021-11-02 16:12 ` Jason Gunthorpe 2021-11-02 16:12 ` [Intel-gfx] [PATCH 14/29] drm/i915/gvt: devirtualize ->{get, put}_vfio_device Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 15/29] drm/i915/gvt: devirtualize ->set_edid and ->set_opregion Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:12 ` Jason Gunthorpe 2021-11-02 16:12 ` Jason Gunthorpe 2021-11-02 16:12 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 16/29] drm/i915/gvt: devirtualize ->detach_vgpu Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:13 ` Jason Gunthorpe 2021-11-02 16:13 ` Jason Gunthorpe 2021-11-02 16:13 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 17/29] drm/i915/gvt: devirtualize ->inject_msi Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:13 ` Jason Gunthorpe 2021-11-02 16:13 ` Jason Gunthorpe 2021-11-02 16:13 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [PATCH 18/29] drm/i915/gvt: devirtualize ->is_valid_gfn Christoph Hellwig 2021-11-02 7:05 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:14 ` Jason Gunthorpe 2021-11-02 16:14 ` Jason Gunthorpe 2021-11-02 16:14 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 19/29] drm/i915/gvt: devirtualize ->gfn_to_mfn Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:14 ` Jason Gunthorpe 2021-11-02 16:14 ` Jason Gunthorpe 2021-11-02 16:14 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 20/29] drm/i915/gvt: devirtualize ->{enable, disable}_page_track Christoph Hellwig 2021-11-02 7:05 ` [PATCH 20/29] drm/i915/gvt: devirtualize ->{enable,disable}_page_track Christoph Hellwig 2021-11-02 16:15 ` [Intel-gfx] [PATCH 20/29] drm/i915/gvt: devirtualize ->{enable, disable}_page_track Jason Gunthorpe 2021-11-02 16:15 ` [PATCH 20/29] drm/i915/gvt: devirtualize ->{enable,disable}_page_track Jason Gunthorpe 2021-11-02 16:15 ` Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 21/29] drm/i915/gvt: devirtualize ->dma_{, un}map_guest_page Christoph Hellwig 2021-11-02 7:05 ` [PATCH 21/29] drm/i915/gvt: devirtualize ->dma_{,un}map_guest_page Christoph Hellwig 2021-11-02 16:17 ` Jason Gunthorpe 2021-11-02 16:17 ` Jason Gunthorpe 2021-11-02 16:17 ` [Intel-gfx] [PATCH 21/29] drm/i915/gvt: devirtualize ->dma_{, un}map_guest_page Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 22/29] drm/i915/gvt: devirtualize dma_pin_guest_page Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:17 ` Jason Gunthorpe 2021-11-02 16:17 ` Jason Gunthorpe 2021-11-02 16:17 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 23/29] drm/i915/gvt: remove struct intel_gvt_mpt Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:18 ` Jason Gunthorpe 2021-11-02 16:18 ` Jason Gunthorpe 2021-11-02 16:18 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 24/29] drm/i915/gvt: remove the extra vfio_device refcounting for dmabufs Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:19 ` Jason Gunthorpe 2021-11-02 16:19 ` Jason Gunthorpe 2021-11-02 16:19 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 25/29] drm/i915/gvt: streamline intel_vgpu_create Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:19 ` Jason Gunthorpe 2021-11-02 16:19 ` Jason Gunthorpe 2021-11-02 16:19 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 26/29] drm/i915/gvt: pass a struct intel_vgpu to the vfio read/write helpers Christoph Hellwig 2021-11-02 7:05 ` Christoph Hellwig 2021-11-02 16:20 ` Jason Gunthorpe 2021-11-02 16:20 ` Jason Gunthorpe 2021-11-02 16:20 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 7:05 ` [Intel-gfx] [PATCH 27/29] drm/i915/gvt: remove kvmgt_guest_{init, exit} Christoph Hellwig 2021-11-02 7:05 ` [PATCH 27/29] drm/i915/gvt: remove kvmgt_guest_{init,exit} Christoph Hellwig 2021-11-02 16:36 ` Jason Gunthorpe 2021-11-02 16:36 ` Jason Gunthorpe 2021-11-02 16:36 ` [Intel-gfx] [PATCH 27/29] drm/i915/gvt: remove kvmgt_guest_{init, exit} Jason Gunthorpe 2021-11-02 7:06 ` [PATCH 28/29] drm/i915/gvt: convert to use vfio_register_group_dev() Christoph Hellwig 2021-11-02 7:06 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:41 ` Jason Gunthorpe 2021-11-02 16:41 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 16:41 ` Jason Gunthorpe 2021-11-03 6:40 ` Christoph Hellwig 2021-11-03 6:40 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 7:06 ` [PATCH 29/29] drm/i915/gvt: merge gvt.c into kvmgvt.c Christoph Hellwig 2021-11-02 7:06 ` [Intel-gfx] " Christoph Hellwig 2021-11-02 16:42 ` Jason Gunthorpe 2021-11-02 16:42 ` [Intel-gfx] " Jason Gunthorpe 2021-11-02 16:42 ` Jason Gunthorpe 2021-11-02 7:28 ` [Intel-gfx] ✗ Fi.CI.BUILD: failure for series starting with [01/29] drm/i915/gvt: undef TRACE_INCLUDE_FILE in i915_trace.h Patchwork 2021-11-04 12:59 ` refactor the i915 GVT support and move to the modern mdev API v2 Joonas Lahtinen 2021-11-04 12:59 ` Joonas Lahtinen 2021-11-04 12:59 ` [Intel-gfx] " Joonas Lahtinen 2021-11-04 14:51 ` Wang, Zhi A 2021-11-04 14:51 ` [Intel-gfx] " Wang, Zhi A 2021-11-04 14:51 ` Wang, Zhi A 2021-11-09 8:01 ` Christoph Hellwig 2021-11-09 8:01 ` [Intel-gfx] " Christoph Hellwig 2021-11-09 7:59 ` Christoph Hellwig 2021-11-09 7:59 ` [Intel-gfx] " Christoph Hellwig 2021-11-10 13:49 ` Joonas Lahtinen 2021-11-10 13:49 ` [Intel-gfx] " Joonas Lahtinen 2021-11-10 13:49 ` Joonas Lahtinen
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20211102070601.155501-9-hch@lst.de \ --to=hch@lst.de \ --cc=dri-devel@lists.freedesktop.org \ --cc=intel-gfx@lists.freedesktop.org \ --cc=intel-gvt-dev@lists.freedesktop.org \ --cc=jani.nikula@linux.intel.com \ --cc=jgg@nvidia.com \ --cc=joonas.lahtinen@linux.intel.com \ --cc=linux-kernel@vger.kernel.org \ --cc=rodrigo.vivi@intel.com \ --cc=zhenyuw@linux.intel.com \ --cc=zhi.a.wang@intel.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.