* [PATCH v2 0/2] Enable ATS for the devices in SATC table
@ 2022-02-22 18:54 ` Yian Chen
0 siblings, 0 replies; 6+ messages in thread
From: Yian Chen @ 2022-02-22 18:54 UTC (permalink / raw)
To: David Woodhouse, Lu Baolu, Ashok Raj, Sohil Mehta, Jacob jun Pan,
iommu, linux-kernel, Yian Chen
The devices in BIOS SATC (SoC integrated Address Translation Cache)
table are all trusted devices to use ATS. This patch set enables
ATS for them.
---
v2:
- Use dmar_find_matched_satc_unit() to avoid hard coded
return value.
- add static declaration for dmar_ats_supported()
(the function modified from
dmar_find_matched_atsr_unit())
---
Yian Chen (2):
iommu/vt-d: Enable ATS for the devices in SATC table
iommu/vt-d: Declare dmar_ats_supported() as static function
drivers/iommu/intel/iommu.c | 128 +++++++++++++++++++++++-------------
include/linux/intel-iommu.h | 1 -
2 files changed, 83 insertions(+), 46 deletions(-)
--
2.25.1
^ permalink raw reply [flat|nested] 6+ messages in thread* [PATCH v2 0/2] Enable ATS for the devices in SATC table @ 2022-02-22 18:54 ` Yian Chen 0 siblings, 0 replies; 6+ messages in thread From: Yian Chen @ 2022-02-22 18:54 UTC (permalink / raw) To: David Woodhouse, Lu Baolu, Ashok Raj, Sohil Mehta, Jacob jun Pan, iommu, linux-kernel, Yian Chen The devices in BIOS SATC (SoC integrated Address Translation Cache) table are all trusted devices to use ATS. This patch set enables ATS for them. --- v2: - Use dmar_find_matched_satc_unit() to avoid hard coded return value. - add static declaration for dmar_ats_supported() (the function modified from dmar_find_matched_atsr_unit()) --- Yian Chen (2): iommu/vt-d: Enable ATS for the devices in SATC table iommu/vt-d: Declare dmar_ats_supported() as static function drivers/iommu/intel/iommu.c | 128 +++++++++++++++++++++++------------- include/linux/intel-iommu.h | 1 - 2 files changed, 83 insertions(+), 46 deletions(-) -- 2.25.1 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu ^ permalink raw reply [flat|nested] 6+ messages in thread
* [PATCH v2 1/2] iommu/vt-d: Enable ATS for the devices in SATC table 2022-02-22 18:54 ` Yian Chen @ 2022-02-22 18:54 ` Yian Chen -1 siblings, 0 replies; 6+ messages in thread From: Yian Chen @ 2022-02-22 18:54 UTC (permalink / raw) To: David Woodhouse, Lu Baolu, Ashok Raj, Sohil Mehta, Jacob jun Pan, iommu, linux-kernel, Yian Chen Starting from Intel VT-d v3.2, Intel platform BIOS can provide additional SATC table structure. SATC table includes a list of SoC integrated devices that support ATC (Address translation cache). Enabling ATC (via ATS capability) can be a functional requirement for SATC device operation or an optional to enhance device performance/functionality. This is determined by the bit of ATC_REQUIRED in SATC table. When IOMMU is working in scalable mode, software chooses to always enable ATS for every device in SATC table because Intel SoC devices in SATC table are trusted to use ATS. On the other hand, if IOMMU is in legacy mode, ATS of SATC capable devices can work transparently to software and be automatically enabled by IOMMU hardware. As the result, there is no need for software to enable ATS on these devices. Signed-off-by: Yian Chen <yian.chen@intel.com> --- drivers/iommu/intel/iommu.c | 42 +++++++++++++++++++++++++++++++++++-- include/linux/intel-iommu.h | 2 +- 2 files changed, 41 insertions(+), 3 deletions(-) diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c index 92fea3fbbb11..aa0b27b5bf83 100644 --- a/drivers/iommu/intel/iommu.c +++ b/drivers/iommu/intel/iommu.c @@ -2684,7 +2684,7 @@ static struct dmar_domain *dmar_insert_one_dev_info(struct intel_iommu *iommu, if (ecap_dev_iotlb_support(iommu->ecap) && pci_ats_supported(pdev) && - dmar_find_matched_atsr_unit(pdev)) + dmar_ats_supported(pdev, iommu)) info->ats_supported = 1; if (sm_supported(iommu)) { @@ -4020,7 +4020,31 @@ static void intel_iommu_free_dmars(void) } } -int dmar_find_matched_atsr_unit(struct pci_dev *dev) +static struct dmar_satc_unit *dmar_find_matched_satc_unit(struct pci_dev *dev) +{ + int i; + struct device *tmp; + struct dmar_satc_unit *satcu; + struct acpi_dmar_satc *satc; + + dev = pci_physfn(dev); + rcu_read_lock(); + + list_for_each_entry_rcu(satcu, &dmar_satc_units, list) { + satc = container_of(satcu->hdr, struct acpi_dmar_satc, header); + if (satc->segment != pci_domain_nr(dev->bus)) + continue; + for_each_dev_scope(satcu->devices, satcu->devices_cnt, i, tmp) + if (to_pci_dev(tmp) == dev) + goto out; + } + satcu = NULL; +out: + rcu_read_unlock(); + return satcu; +} + +int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu) { int i, ret = 1; struct pci_bus *bus; @@ -4028,8 +4052,22 @@ int dmar_find_matched_atsr_unit(struct pci_dev *dev) struct device *tmp; struct acpi_dmar_atsr *atsr; struct dmar_atsr_unit *atsru; + struct dmar_satc_unit *satcu; dev = pci_physfn(dev); + satcu = dmar_find_matched_satc_unit(dev); + if (satcu) { + /* This dev supports ATS as it is in SATC table! + * When IOMMU is in legacy mode, enabling ATS is done + * automatically by HW for the device that requires + * ATS, hence OS should not enable this device ATS + * to avoid duplicated TLB invalidation + */ + if (satcu->atc_required && !sm_supported(iommu)) + ret = 0; + return ret; + } + for (bus = dev->bus; bus; bus = bus->parent) { bridge = bus->self; /* If it's an integrated device, allow ATS */ diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index 69230fd695ea..fe9fd417d611 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -717,7 +717,7 @@ static inline int nr_pte_to_next_page(struct dma_pte *pte) } extern struct dmar_drhd_unit * dmar_find_matched_drhd_unit(struct pci_dev *dev); -extern int dmar_find_matched_atsr_unit(struct pci_dev *dev); +extern int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu); extern int dmar_enable_qi(struct intel_iommu *iommu); extern void dmar_disable_qi(struct intel_iommu *iommu); -- 2.25.1 ^ permalink raw reply related [flat|nested] 6+ messages in thread
* [PATCH v2 1/2] iommu/vt-d: Enable ATS for the devices in SATC table @ 2022-02-22 18:54 ` Yian Chen 0 siblings, 0 replies; 6+ messages in thread From: Yian Chen @ 2022-02-22 18:54 UTC (permalink / raw) To: David Woodhouse, Lu Baolu, Ashok Raj, Sohil Mehta, Jacob jun Pan, iommu, linux-kernel, Yian Chen Starting from Intel VT-d v3.2, Intel platform BIOS can provide additional SATC table structure. SATC table includes a list of SoC integrated devices that support ATC (Address translation cache). Enabling ATC (via ATS capability) can be a functional requirement for SATC device operation or an optional to enhance device performance/functionality. This is determined by the bit of ATC_REQUIRED in SATC table. When IOMMU is working in scalable mode, software chooses to always enable ATS for every device in SATC table because Intel SoC devices in SATC table are trusted to use ATS. On the other hand, if IOMMU is in legacy mode, ATS of SATC capable devices can work transparently to software and be automatically enabled by IOMMU hardware. As the result, there is no need for software to enable ATS on these devices. Signed-off-by: Yian Chen <yian.chen@intel.com> --- drivers/iommu/intel/iommu.c | 42 +++++++++++++++++++++++++++++++++++-- include/linux/intel-iommu.h | 2 +- 2 files changed, 41 insertions(+), 3 deletions(-) diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c index 92fea3fbbb11..aa0b27b5bf83 100644 --- a/drivers/iommu/intel/iommu.c +++ b/drivers/iommu/intel/iommu.c @@ -2684,7 +2684,7 @@ static struct dmar_domain *dmar_insert_one_dev_info(struct intel_iommu *iommu, if (ecap_dev_iotlb_support(iommu->ecap) && pci_ats_supported(pdev) && - dmar_find_matched_atsr_unit(pdev)) + dmar_ats_supported(pdev, iommu)) info->ats_supported = 1; if (sm_supported(iommu)) { @@ -4020,7 +4020,31 @@ static void intel_iommu_free_dmars(void) } } -int dmar_find_matched_atsr_unit(struct pci_dev *dev) +static struct dmar_satc_unit *dmar_find_matched_satc_unit(struct pci_dev *dev) +{ + int i; + struct device *tmp; + struct dmar_satc_unit *satcu; + struct acpi_dmar_satc *satc; + + dev = pci_physfn(dev); + rcu_read_lock(); + + list_for_each_entry_rcu(satcu, &dmar_satc_units, list) { + satc = container_of(satcu->hdr, struct acpi_dmar_satc, header); + if (satc->segment != pci_domain_nr(dev->bus)) + continue; + for_each_dev_scope(satcu->devices, satcu->devices_cnt, i, tmp) + if (to_pci_dev(tmp) == dev) + goto out; + } + satcu = NULL; +out: + rcu_read_unlock(); + return satcu; +} + +int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu) { int i, ret = 1; struct pci_bus *bus; @@ -4028,8 +4052,22 @@ int dmar_find_matched_atsr_unit(struct pci_dev *dev) struct device *tmp; struct acpi_dmar_atsr *atsr; struct dmar_atsr_unit *atsru; + struct dmar_satc_unit *satcu; dev = pci_physfn(dev); + satcu = dmar_find_matched_satc_unit(dev); + if (satcu) { + /* This dev supports ATS as it is in SATC table! + * When IOMMU is in legacy mode, enabling ATS is done + * automatically by HW for the device that requires + * ATS, hence OS should not enable this device ATS + * to avoid duplicated TLB invalidation + */ + if (satcu->atc_required && !sm_supported(iommu)) + ret = 0; + return ret; + } + for (bus = dev->bus; bus; bus = bus->parent) { bridge = bus->self; /* If it's an integrated device, allow ATS */ diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index 69230fd695ea..fe9fd417d611 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -717,7 +717,7 @@ static inline int nr_pte_to_next_page(struct dma_pte *pte) } extern struct dmar_drhd_unit * dmar_find_matched_drhd_unit(struct pci_dev *dev); -extern int dmar_find_matched_atsr_unit(struct pci_dev *dev); +extern int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu); extern int dmar_enable_qi(struct intel_iommu *iommu); extern void dmar_disable_qi(struct intel_iommu *iommu); -- 2.25.1 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu ^ permalink raw reply related [flat|nested] 6+ messages in thread
* [PATCH v2 2/2] iommu/vt-d: Declare dmar_ats_supported() as static function 2022-02-22 18:54 ` Yian Chen @ 2022-02-22 18:54 ` Yian Chen -1 siblings, 0 replies; 6+ messages in thread From: Yian Chen @ 2022-02-22 18:54 UTC (permalink / raw) To: David Woodhouse, Lu Baolu, Ashok Raj, Sohil Mehta, Jacob jun Pan, iommu, linux-kernel, Yian Chen dmar_ats_supported() is defined in and only used by iommu.c so that declare it as a static function and move the code accordingly. Signed-off-by: Yian Chen <yian.chen@intel.com> --- drivers/iommu/intel/iommu.c | 164 ++++++++++++++++++------------------ include/linux/intel-iommu.h | 1 - 2 files changed, 82 insertions(+), 83 deletions(-) diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c index aa0b27b5bf83..eaf9764c476d 100644 --- a/drivers/iommu/intel/iommu.c +++ b/drivers/iommu/intel/iommu.c @@ -2643,6 +2643,88 @@ static bool dev_is_real_dma_subdevice(struct device *dev) pci_real_dma_dev(to_pci_dev(dev)) != to_pci_dev(dev); } +static struct dmar_satc_unit *dmar_find_matched_satc_unit(struct pci_dev *dev) +{ + int i; + struct device *tmp; + struct dmar_satc_unit *satcu; + struct acpi_dmar_satc *satc; + + dev = pci_physfn(dev); + rcu_read_lock(); + + list_for_each_entry_rcu(satcu, &dmar_satc_units, list) { + satc = container_of(satcu->hdr, struct acpi_dmar_satc, header); + if (satc->segment != pci_domain_nr(dev->bus)) + continue; + for_each_dev_scope(satcu->devices, satcu->devices_cnt, i, tmp) + if (to_pci_dev(tmp) == dev) + goto out; + } + satcu = NULL; +out: + rcu_read_unlock(); + return satcu; +} + +static int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu) +{ + int i, ret = 1; + struct pci_bus *bus; + struct pci_dev *bridge = NULL; + struct device *tmp; + struct acpi_dmar_atsr *atsr; + struct dmar_atsr_unit *atsru; + struct dmar_satc_unit *satcu; + + dev = pci_physfn(dev); + satcu = dmar_find_matched_satc_unit(dev); + if (satcu) { + /* This dev supports ATS as it is in SATC table! + * When IOMMU is in legacy mode, enabling ATS is done + * automatically by HW for the device that requires + * ATS, hence OS should not enable this device ATS + * to avoid duplicated TLB invalidation + */ + if (satcu->atc_required && !sm_supported(iommu)) + ret = 0; + return ret; + } + + for (bus = dev->bus; bus; bus = bus->parent) { + bridge = bus->self; + /* If it's an integrated device, allow ATS */ + if (!bridge) + return 1; + /* Connected via non-PCIe: no ATS */ + if (!pci_is_pcie(bridge) || + pci_pcie_type(bridge) == PCI_EXP_TYPE_PCI_BRIDGE) + return 0; + /* If we found the root port, look it up in the ATSR */ + if (pci_pcie_type(bridge) == PCI_EXP_TYPE_ROOT_PORT) + break; + } + + rcu_read_lock(); + list_for_each_entry_rcu(atsru, &dmar_atsr_units, list) { + atsr = container_of(atsru->hdr, struct acpi_dmar_atsr, header); + if (atsr->segment != pci_domain_nr(dev->bus)) + continue; + + for_each_dev_scope(atsru->devices, atsru->devices_cnt, i, tmp) + if (tmp == &bridge->dev) + goto out; + + if (atsru->include_all) + goto out; + } + ret = 0; +out: + rcu_read_unlock(); + + return ret; +} + static struct dmar_domain *dmar_insert_one_dev_info(struct intel_iommu *iommu, int bus, int devfn, struct device *dev, @@ -4020,88 +4102,6 @@ static void intel_iommu_free_dmars(void) } } -static struct dmar_satc_unit *dmar_find_matched_satc_unit(struct pci_dev *dev) -{ - int i; - struct device *tmp; - struct dmar_satc_unit *satcu; - struct acpi_dmar_satc *satc; - - dev = pci_physfn(dev); - rcu_read_lock(); - - list_for_each_entry_rcu(satcu, &dmar_satc_units, list) { - satc = container_of(satcu->hdr, struct acpi_dmar_satc, header); - if (satc->segment != pci_domain_nr(dev->bus)) - continue; - for_each_dev_scope(satcu->devices, satcu->devices_cnt, i, tmp) - if (to_pci_dev(tmp) == dev) - goto out; - } - satcu = NULL; -out: - rcu_read_unlock(); - return satcu; -} - -int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu) -{ - int i, ret = 1; - struct pci_bus *bus; - struct pci_dev *bridge = NULL; - struct device *tmp; - struct acpi_dmar_atsr *atsr; - struct dmar_atsr_unit *atsru; - struct dmar_satc_unit *satcu; - - dev = pci_physfn(dev); - satcu = dmar_find_matched_satc_unit(dev); - if (satcu) { - /* This dev supports ATS as it is in SATC table! - * When IOMMU is in legacy mode, enabling ATS is done - * automatically by HW for the device that requires - * ATS, hence OS should not enable this device ATS - * to avoid duplicated TLB invalidation - */ - if (satcu->atc_required && !sm_supported(iommu)) - ret = 0; - return ret; - } - - for (bus = dev->bus; bus; bus = bus->parent) { - bridge = bus->self; - /* If it's an integrated device, allow ATS */ - if (!bridge) - return 1; - /* Connected via non-PCIe: no ATS */ - if (!pci_is_pcie(bridge) || - pci_pcie_type(bridge) == PCI_EXP_TYPE_PCI_BRIDGE) - return 0; - /* If we found the root port, look it up in the ATSR */ - if (pci_pcie_type(bridge) == PCI_EXP_TYPE_ROOT_PORT) - break; - } - - rcu_read_lock(); - list_for_each_entry_rcu(atsru, &dmar_atsr_units, list) { - atsr = container_of(atsru->hdr, struct acpi_dmar_atsr, header); - if (atsr->segment != pci_domain_nr(dev->bus)) - continue; - - for_each_dev_scope(atsru->devices, atsru->devices_cnt, i, tmp) - if (tmp == &bridge->dev) - goto out; - - if (atsru->include_all) - goto out; - } - ret = 0; -out: - rcu_read_unlock(); - - return ret; -} - int dmar_iommu_notify_scope_dev(struct dmar_pci_notify_info *info) { int ret; diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index fe9fd417d611..9262cdf04f05 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -717,7 +717,6 @@ static inline int nr_pte_to_next_page(struct dma_pte *pte) } extern struct dmar_drhd_unit * dmar_find_matched_drhd_unit(struct pci_dev *dev); -extern int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu); extern int dmar_enable_qi(struct intel_iommu *iommu); extern void dmar_disable_qi(struct intel_iommu *iommu); -- 2.25.1 ^ permalink raw reply related [flat|nested] 6+ messages in thread
* [PATCH v2 2/2] iommu/vt-d: Declare dmar_ats_supported() as static function @ 2022-02-22 18:54 ` Yian Chen 0 siblings, 0 replies; 6+ messages in thread From: Yian Chen @ 2022-02-22 18:54 UTC (permalink / raw) To: David Woodhouse, Lu Baolu, Ashok Raj, Sohil Mehta, Jacob jun Pan, iommu, linux-kernel, Yian Chen dmar_ats_supported() is defined in and only used by iommu.c so that declare it as a static function and move the code accordingly. Signed-off-by: Yian Chen <yian.chen@intel.com> --- drivers/iommu/intel/iommu.c | 164 ++++++++++++++++++------------------ include/linux/intel-iommu.h | 1 - 2 files changed, 82 insertions(+), 83 deletions(-) diff --git a/drivers/iommu/intel/iommu.c b/drivers/iommu/intel/iommu.c index aa0b27b5bf83..eaf9764c476d 100644 --- a/drivers/iommu/intel/iommu.c +++ b/drivers/iommu/intel/iommu.c @@ -2643,6 +2643,88 @@ static bool dev_is_real_dma_subdevice(struct device *dev) pci_real_dma_dev(to_pci_dev(dev)) != to_pci_dev(dev); } +static struct dmar_satc_unit *dmar_find_matched_satc_unit(struct pci_dev *dev) +{ + int i; + struct device *tmp; + struct dmar_satc_unit *satcu; + struct acpi_dmar_satc *satc; + + dev = pci_physfn(dev); + rcu_read_lock(); + + list_for_each_entry_rcu(satcu, &dmar_satc_units, list) { + satc = container_of(satcu->hdr, struct acpi_dmar_satc, header); + if (satc->segment != pci_domain_nr(dev->bus)) + continue; + for_each_dev_scope(satcu->devices, satcu->devices_cnt, i, tmp) + if (to_pci_dev(tmp) == dev) + goto out; + } + satcu = NULL; +out: + rcu_read_unlock(); + return satcu; +} + +static int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu) +{ + int i, ret = 1; + struct pci_bus *bus; + struct pci_dev *bridge = NULL; + struct device *tmp; + struct acpi_dmar_atsr *atsr; + struct dmar_atsr_unit *atsru; + struct dmar_satc_unit *satcu; + + dev = pci_physfn(dev); + satcu = dmar_find_matched_satc_unit(dev); + if (satcu) { + /* This dev supports ATS as it is in SATC table! + * When IOMMU is in legacy mode, enabling ATS is done + * automatically by HW for the device that requires + * ATS, hence OS should not enable this device ATS + * to avoid duplicated TLB invalidation + */ + if (satcu->atc_required && !sm_supported(iommu)) + ret = 0; + return ret; + } + + for (bus = dev->bus; bus; bus = bus->parent) { + bridge = bus->self; + /* If it's an integrated device, allow ATS */ + if (!bridge) + return 1; + /* Connected via non-PCIe: no ATS */ + if (!pci_is_pcie(bridge) || + pci_pcie_type(bridge) == PCI_EXP_TYPE_PCI_BRIDGE) + return 0; + /* If we found the root port, look it up in the ATSR */ + if (pci_pcie_type(bridge) == PCI_EXP_TYPE_ROOT_PORT) + break; + } + + rcu_read_lock(); + list_for_each_entry_rcu(atsru, &dmar_atsr_units, list) { + atsr = container_of(atsru->hdr, struct acpi_dmar_atsr, header); + if (atsr->segment != pci_domain_nr(dev->bus)) + continue; + + for_each_dev_scope(atsru->devices, atsru->devices_cnt, i, tmp) + if (tmp == &bridge->dev) + goto out; + + if (atsru->include_all) + goto out; + } + ret = 0; +out: + rcu_read_unlock(); + + return ret; +} + static struct dmar_domain *dmar_insert_one_dev_info(struct intel_iommu *iommu, int bus, int devfn, struct device *dev, @@ -4020,88 +4102,6 @@ static void intel_iommu_free_dmars(void) } } -static struct dmar_satc_unit *dmar_find_matched_satc_unit(struct pci_dev *dev) -{ - int i; - struct device *tmp; - struct dmar_satc_unit *satcu; - struct acpi_dmar_satc *satc; - - dev = pci_physfn(dev); - rcu_read_lock(); - - list_for_each_entry_rcu(satcu, &dmar_satc_units, list) { - satc = container_of(satcu->hdr, struct acpi_dmar_satc, header); - if (satc->segment != pci_domain_nr(dev->bus)) - continue; - for_each_dev_scope(satcu->devices, satcu->devices_cnt, i, tmp) - if (to_pci_dev(tmp) == dev) - goto out; - } - satcu = NULL; -out: - rcu_read_unlock(); - return satcu; -} - -int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu) -{ - int i, ret = 1; - struct pci_bus *bus; - struct pci_dev *bridge = NULL; - struct device *tmp; - struct acpi_dmar_atsr *atsr; - struct dmar_atsr_unit *atsru; - struct dmar_satc_unit *satcu; - - dev = pci_physfn(dev); - satcu = dmar_find_matched_satc_unit(dev); - if (satcu) { - /* This dev supports ATS as it is in SATC table! - * When IOMMU is in legacy mode, enabling ATS is done - * automatically by HW for the device that requires - * ATS, hence OS should not enable this device ATS - * to avoid duplicated TLB invalidation - */ - if (satcu->atc_required && !sm_supported(iommu)) - ret = 0; - return ret; - } - - for (bus = dev->bus; bus; bus = bus->parent) { - bridge = bus->self; - /* If it's an integrated device, allow ATS */ - if (!bridge) - return 1; - /* Connected via non-PCIe: no ATS */ - if (!pci_is_pcie(bridge) || - pci_pcie_type(bridge) == PCI_EXP_TYPE_PCI_BRIDGE) - return 0; - /* If we found the root port, look it up in the ATSR */ - if (pci_pcie_type(bridge) == PCI_EXP_TYPE_ROOT_PORT) - break; - } - - rcu_read_lock(); - list_for_each_entry_rcu(atsru, &dmar_atsr_units, list) { - atsr = container_of(atsru->hdr, struct acpi_dmar_atsr, header); - if (atsr->segment != pci_domain_nr(dev->bus)) - continue; - - for_each_dev_scope(atsru->devices, atsru->devices_cnt, i, tmp) - if (tmp == &bridge->dev) - goto out; - - if (atsru->include_all) - goto out; - } - ret = 0; -out: - rcu_read_unlock(); - - return ret; -} - int dmar_iommu_notify_scope_dev(struct dmar_pci_notify_info *info) { int ret; diff --git a/include/linux/intel-iommu.h b/include/linux/intel-iommu.h index fe9fd417d611..9262cdf04f05 100644 --- a/include/linux/intel-iommu.h +++ b/include/linux/intel-iommu.h @@ -717,7 +717,6 @@ static inline int nr_pte_to_next_page(struct dma_pte *pte) } extern struct dmar_drhd_unit * dmar_find_matched_drhd_unit(struct pci_dev *dev); -extern int dmar_ats_supported(struct pci_dev *dev, struct intel_iommu *iommu); extern int dmar_enable_qi(struct intel_iommu *iommu); extern void dmar_disable_qi(struct intel_iommu *iommu); -- 2.25.1 _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu ^ permalink raw reply related [flat|nested] 6+ messages in thread
end of thread, other threads:[~2022-02-22 18:54 UTC | newest] Thread overview: 6+ messages (download: mbox.gz / follow: Atom feed) -- links below jump to the message on this page -- 2022-02-22 18:54 [PATCH v2 0/2] Enable ATS for the devices in SATC table Yian Chen 2022-02-22 18:54 ` Yian Chen 2022-02-22 18:54 ` [PATCH v2 1/2] iommu/vt-d: " Yian Chen 2022-02-22 18:54 ` Yian Chen 2022-02-22 18:54 ` [PATCH v2 2/2] iommu/vt-d: Declare dmar_ats_supported() as static function Yian Chen 2022-02-22 18:54 ` Yian Chen
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.