From: Jonathan Cameron <Jonathan.Cameron@huawei.com> To: linuxarm@huawei.com, qemu-devel@nongnu.org, "Alex Bennée" <alex.bennee@linaro.org>, "Marcel Apfelbaum" <marcel@redhat.com>, "Michael S . Tsirkin" <mst@redhat.com>, "Igor Mammedov" <imammedo@redhat.com>, "Markus Armbruster" <armbru@redhat.com>, "Mark Cave-Ayland" <mark.cave-ayland@ilande.co.uk>, "Adam Manzanares" <a.manzanares@samsung.com> Cc: linux-cxl@vger.kernel.org, "Ben Widawsky" <ben.widawsky@intel.com>, "Peter Maydell" <peter.maydell@linaro.org>, "Shameerali Kolothum Thodi" <shameerali.kolothum.thodi@huawei.com>, "Philippe Mathieu-Daudé" <f4bug@amsat.org>, "Peter Xu" <peterx@redhat.com>, "David Hildenbrand" <david@redhat.com>, "Paolo Bonzini" <pbonzini@redhat.com>, "Saransh Gupta1" <saransh@ibm.com>, "Shreyas Shah" <shreyas.shah@elastics.cloud>, "Chris Browy" <cbrowy@avery-design.com>, "Samarth Saxena" <samarths@cadence.com>, "Dan Williams" <dan.j.williams@intel.com>, "k . jensen @ samsung . com" <k.jensen@samsung.com>, "Tong Zhang" <t.zhang2@samsung.com>, dave@stgolabs.net, "Alison Schofield" <alison.schofield@intel.com> Subject: [PATCH v9 31/45] CXL/cxl_component: Add cxl_get_hb_cstate() Date: Mon, 4 Apr 2022 16:14:31 +0100 [thread overview] Message-ID: <20220404151445.10955-32-Jonathan.Cameron@huawei.com> (raw) In-Reply-To: <20220404151445.10955-1-Jonathan.Cameron@huawei.com> From: Jonathan Cameron <jonathan.cameron@huawei.com> Accessor to get hold of the cxl state for a CXL host bridge without exposing the internals of the implementation. Signed-off-by: Jonathan Cameron <jonathan.cameron@huawei.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> --- hw/pci-bridge/pci_expander_bridge.c | 7 +++++++ include/hw/cxl/cxl_component.h | 2 ++ 2 files changed, 9 insertions(+) diff --git a/hw/pci-bridge/pci_expander_bridge.c b/hw/pci-bridge/pci_expander_bridge.c index b4813b6851..963fa41a11 100644 --- a/hw/pci-bridge/pci_expander_bridge.c +++ b/hw/pci-bridge/pci_expander_bridge.c @@ -72,6 +72,13 @@ static GList *pxb_dev_list; #define TYPE_PXB_HOST "pxb-host" +CXLComponentState *cxl_get_hb_cstate(PCIHostState *hb) +{ + CXLHost *host = PXB_CXL_HOST(hb); + + return &host->cxl_cstate; +} + static int pxb_bus_num(PCIBus *bus) { PXBDev *pxb = convert_to_pxb(bus->parent_dev); diff --git a/include/hw/cxl/cxl_component.h b/include/hw/cxl/cxl_component.h index b0f95d3484..779a7b1a97 100644 --- a/include/hw/cxl/cxl_component.h +++ b/include/hw/cxl/cxl_component.h @@ -202,4 +202,6 @@ static inline hwaddr cxl_decode_ig(int ig) return 1 << (ig + 8); } +CXLComponentState *cxl_get_hb_cstate(PCIHostState *hb); + #endif -- 2.32.0
WARNING: multiple messages have this Message-ID (diff)
From: Jonathan Cameron via <qemu-devel@nongnu.org> To: linuxarm@huawei.com, qemu-devel@nongnu.org, "Alex Bennée" <alex.bennee@linaro.org>, "Marcel Apfelbaum" <marcel@redhat.com>, "Michael S . Tsirkin" <mst@redhat.com>, "Igor Mammedov" <imammedo@redhat.com>, "Markus Armbruster" <armbru@redhat.com>, "Mark Cave-Ayland" <mark.cave-ayland@ilande.co.uk>, "Adam Manzanares" <a.manzanares@samsung.com> Cc: linux-cxl@vger.kernel.org, "Ben Widawsky" <ben.widawsky@intel.com>, "Peter Maydell" <peter.maydell@linaro.org>, "Shameerali Kolothum Thodi" <shameerali.kolothum.thodi@huawei.com>, "Philippe Mathieu-Daudé" <f4bug@amsat.org>, "Peter Xu" <peterx@redhat.com>, "David Hildenbrand" <david@redhat.com>, "Paolo Bonzini" <pbonzini@redhat.com>, "Saransh Gupta1" <saransh@ibm.com>, "Shreyas Shah" <shreyas.shah@elastics.cloud>, "Chris Browy" <cbrowy@avery-design.com>, "Samarth Saxena" <samarths@cadence.com>, "Dan Williams" <dan.j.williams@intel.com>, "k . jensen @ samsung . com" <k.jensen@samsung.com>, "Tong Zhang" <t.zhang2@samsung.com>, dave@stgolabs.net, "Alison Schofield" <alison.schofield@intel.com> Subject: [PATCH v9 31/45] CXL/cxl_component: Add cxl_get_hb_cstate() Date: Mon, 4 Apr 2022 16:14:31 +0100 [thread overview] Message-ID: <20220404151445.10955-32-Jonathan.Cameron@huawei.com> (raw) In-Reply-To: <20220404151445.10955-1-Jonathan.Cameron@huawei.com> From: Jonathan Cameron <jonathan.cameron@huawei.com> Accessor to get hold of the cxl state for a CXL host bridge without exposing the internals of the implementation. Signed-off-by: Jonathan Cameron <jonathan.cameron@huawei.com> Reviewed-by: Alex Bennée <alex.bennee@linaro.org> --- hw/pci-bridge/pci_expander_bridge.c | 7 +++++++ include/hw/cxl/cxl_component.h | 2 ++ 2 files changed, 9 insertions(+) diff --git a/hw/pci-bridge/pci_expander_bridge.c b/hw/pci-bridge/pci_expander_bridge.c index b4813b6851..963fa41a11 100644 --- a/hw/pci-bridge/pci_expander_bridge.c +++ b/hw/pci-bridge/pci_expander_bridge.c @@ -72,6 +72,13 @@ static GList *pxb_dev_list; #define TYPE_PXB_HOST "pxb-host" +CXLComponentState *cxl_get_hb_cstate(PCIHostState *hb) +{ + CXLHost *host = PXB_CXL_HOST(hb); + + return &host->cxl_cstate; +} + static int pxb_bus_num(PCIBus *bus) { PXBDev *pxb = convert_to_pxb(bus->parent_dev); diff --git a/include/hw/cxl/cxl_component.h b/include/hw/cxl/cxl_component.h index b0f95d3484..779a7b1a97 100644 --- a/include/hw/cxl/cxl_component.h +++ b/include/hw/cxl/cxl_component.h @@ -202,4 +202,6 @@ static inline hwaddr cxl_decode_ig(int ig) return 1 << (ig + 8); } +CXLComponentState *cxl_get_hb_cstate(PCIHostState *hb); + #endif -- 2.32.0
next prev parent reply other threads:[~2022-04-04 15:30 UTC|newest] Thread overview: 102+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-04-04 15:14 [PATCH v9 00/45] CXl 2.0 emulation Support Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 01/45] hw/pci/cxl: Add a CXL component type (interface) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 02/45] hw/cxl/component: Introduce CXL components (8.1.x, 8.2.5) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 03/45] MAINTAINERS: Add entry for Compute Express Link Emulation Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 04/45] hw/cxl/device: Introduce a CXL device (8.2.8) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 05/45] hw/cxl/device: Implement the CAP array (8.2.8.1-2) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 06/45] hw/cxl/device: Implement basic mailbox (8.2.8.4) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 07/45] hw/cxl/device: Add memory device utilities Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 08/45] hw/cxl/device: Add cheap EVENTS implementation (8.2.9.1) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 09/45] hw/cxl/device: Timestamp implementation (8.2.9.3) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 10/45] hw/cxl/device: Add log commands (8.2.9.4) + CEL Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 11/45] hw/pxb: Use a type for realizing expanders Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 12/45] hw/pci/cxl: Create a CXL bus type Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 13/45] cxl: Machine level control on whether CXL support is enabled Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 14/45] hw/pxb: Allow creation of a CXL PXB (host bridge) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 15/45] qtest/cxl: Introduce initial test for pxb-cxl only Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 16/45] hw/cxl/rp: Add a root port Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 17/45] hw/cxl/device: Add a memory device (8.2.8.5) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 18/45] hw/cxl/device: Implement MMIO HDM decoding (8.2.5.12) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 19:19 ` Tong Zhang 2022-04-04 19:19 ` Tong Zhang 2022-04-05 8:44 ` Jonathan Cameron via 2022-04-05 8:44 ` Jonathan Cameron 2022-04-04 15:14 ` [PATCH v9 19/45] hw/cxl/device: Add some trivial commands Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 20/45] hw/cxl/device: Plumb real Label Storage Area (LSA) sizing Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 21/45] hw/cxl/device: Implement get/set Label Storage Area (LSA) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 22/45] qtests/cxl: Add initial root port and CXL type3 tests Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 23/45] hw/cxl/component: Implement host bridge MMIO (8.2.5, table 142) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 24/45] acpi/cxl: Add _OSC implementation (9.14.2) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 25/45] acpi/cxl: Create the CEDT (9.14.1) Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 26/45] hw/cxl/component: Add utils for interleave parameter encoding/decoding Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 27/45] hw/cxl/host: Add support for CXL Fixed Memory Windows Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-05 13:41 ` Markus Armbruster 2022-04-05 13:41 ` Markus Armbruster 2022-04-04 15:14 ` [PATCH v9 28/45] acpi/cxl: Introduce CFMWS structures in CEDT Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 29/45] hw/pci-host/gpex-acpi: Add support for dsdt construction for pxb-cxl Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 30/45] pci/pcie_port: Add pci_find_port_by_pn() Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` Jonathan Cameron [this message] 2022-04-04 15:14 ` [PATCH v9 31/45] CXL/cxl_component: Add cxl_get_hb_cstate() Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 32/45] mem/cxl_type3: Add read and write functions for associated hostmem Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 33/45] cxl/cxl-host: Add memops for CFMWS region Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-07 21:07 ` Tong Zhang 2022-04-07 21:07 ` Tong Zhang 2022-04-08 11:49 ` Jonathan Cameron 2022-04-08 11:49 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 34/45] hw/cxl/component Add a dumb HDM decoder handler Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 35/45] i386/pc: Enable CXL fixed memory windows Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 36/45] tests/acpi: q35: Allow addition of a CXL test Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 37/45] qtests/bios-tables-test: Add a test for CXL emulation Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 38/45] tests/acpi: Add tables " Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 39/45] qtest/cxl: Add more complex test cases with CFMWs Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 40/45] hw/arm/virt: Basic CXL enablement on pci_expander_bridge instances pxb-cxl Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 41/45] qtest/cxl: Add aarch64 virt test for CXL Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 42/45] docs/cxl: Add initial Compute eXpress Link (CXL) documentation Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 43/45] pci-bridge/cxl_upstream: Add a CXL switch upstream port Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 44/45] pci-bridge/cxl_downstream: Add a CXL switch downstream port Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via 2022-04-04 15:14 ` [PATCH v9 45/45] docs/cxl: Add switch documentation Jonathan Cameron 2022-04-04 15:14 ` Jonathan Cameron via
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220404151445.10955-32-Jonathan.Cameron@huawei.com \ --to=jonathan.cameron@huawei.com \ --cc=a.manzanares@samsung.com \ --cc=alex.bennee@linaro.org \ --cc=alison.schofield@intel.com \ --cc=armbru@redhat.com \ --cc=ben.widawsky@intel.com \ --cc=cbrowy@avery-design.com \ --cc=dan.j.williams@intel.com \ --cc=dave@stgolabs.net \ --cc=david@redhat.com \ --cc=f4bug@amsat.org \ --cc=imammedo@redhat.com \ --cc=k.jensen@samsung.com \ --cc=linux-cxl@vger.kernel.org \ --cc=linuxarm@huawei.com \ --cc=marcel@redhat.com \ --cc=mark.cave-ayland@ilande.co.uk \ --cc=mst@redhat.com \ --cc=pbonzini@redhat.com \ --cc=peter.maydell@linaro.org \ --cc=peterx@redhat.com \ --cc=qemu-devel@nongnu.org \ --cc=samarths@cadence.com \ --cc=saransh@ibm.com \ --cc=shameerali.kolothum.thodi@huawei.com \ --cc=shreyas.shah@elastics.cloud \ --cc=t.zhang2@samsung.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.