From: Weiwei Li <liweiwei@iscas.ac.cn> To: richard.henderson@linaro.org, palmer@dabbelt.com, alistair.francis@wdc.com, bin.meng@windriver.com, qemu-riscv@nongnu.org, qemu-devel@nongnu.org Cc: wangjunqiang@iscas.ac.cn, Weiwei Li <liweiwei@iscas.ac.cn>, lazyparser@gmail.com, luruibo2000@163.com, lustrew@foxmail.com Subject: [PATCH v12 14/14] target/riscv: rvk: expose zbk* and zk* properties Date: Sat, 23 Apr 2022 10:35:10 +0800 [thread overview] Message-ID: <20220423023510.30794-15-liweiwei@iscas.ac.cn> (raw) In-Reply-To: <20220423023510.30794-1-liweiwei@iscas.ac.cn> Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn> Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> --- target/riscv/cpu.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 62a47c197b..dff4606585 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -849,7 +849,20 @@ static Property riscv_cpu_properties[] = { DEFINE_PROP_BOOL("zba", RISCVCPU, cfg.ext_zba, true), DEFINE_PROP_BOOL("zbb", RISCVCPU, cfg.ext_zbb, true), DEFINE_PROP_BOOL("zbc", RISCVCPU, cfg.ext_zbc, true), + DEFINE_PROP_BOOL("zbkb", RISCVCPU, cfg.ext_zbkb, false), + DEFINE_PROP_BOOL("zbkc", RISCVCPU, cfg.ext_zbkc, false), + DEFINE_PROP_BOOL("zbkx", RISCVCPU, cfg.ext_zbkx, false), DEFINE_PROP_BOOL("zbs", RISCVCPU, cfg.ext_zbs, true), + DEFINE_PROP_BOOL("zk", RISCVCPU, cfg.ext_zk, false), + DEFINE_PROP_BOOL("zkn", RISCVCPU, cfg.ext_zkn, false), + DEFINE_PROP_BOOL("zknd", RISCVCPU, cfg.ext_zknd, false), + DEFINE_PROP_BOOL("zkne", RISCVCPU, cfg.ext_zkne, false), + DEFINE_PROP_BOOL("zknh", RISCVCPU, cfg.ext_zknh, false), + DEFINE_PROP_BOOL("zkr", RISCVCPU, cfg.ext_zkr, false), + DEFINE_PROP_BOOL("zks", RISCVCPU, cfg.ext_zks, false), + DEFINE_PROP_BOOL("zksed", RISCVCPU, cfg.ext_zksed, false), + DEFINE_PROP_BOOL("zksh", RISCVCPU, cfg.ext_zksh, false), + DEFINE_PROP_BOOL("zkt", RISCVCPU, cfg.ext_zkt, false), DEFINE_PROP_BOOL("zdinx", RISCVCPU, cfg.ext_zdinx, false), DEFINE_PROP_BOOL("zfinx", RISCVCPU, cfg.ext_zfinx, false), -- 2.17.1
WARNING: multiple messages have this Message-ID (diff)
From: Weiwei Li <liweiwei@iscas.ac.cn> To: richard.henderson@linaro.org, palmer@dabbelt.com, alistair.francis@wdc.com, bin.meng@windriver.com, qemu-riscv@nongnu.org, qemu-devel@nongnu.org Cc: wangjunqiang@iscas.ac.cn, lazyparser@gmail.com, lustrew@foxmail.com, luruibo2000@163.com, Weiwei Li <liweiwei@iscas.ac.cn> Subject: [PATCH v12 14/14] target/riscv: rvk: expose zbk* and zk* properties Date: Sat, 23 Apr 2022 10:35:10 +0800 [thread overview] Message-ID: <20220423023510.30794-15-liweiwei@iscas.ac.cn> (raw) In-Reply-To: <20220423023510.30794-1-liweiwei@iscas.ac.cn> Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn> Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> --- target/riscv/cpu.c | 13 +++++++++++++ 1 file changed, 13 insertions(+) diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c index 62a47c197b..dff4606585 100644 --- a/target/riscv/cpu.c +++ b/target/riscv/cpu.c @@ -849,7 +849,20 @@ static Property riscv_cpu_properties[] = { DEFINE_PROP_BOOL("zba", RISCVCPU, cfg.ext_zba, true), DEFINE_PROP_BOOL("zbb", RISCVCPU, cfg.ext_zbb, true), DEFINE_PROP_BOOL("zbc", RISCVCPU, cfg.ext_zbc, true), + DEFINE_PROP_BOOL("zbkb", RISCVCPU, cfg.ext_zbkb, false), + DEFINE_PROP_BOOL("zbkc", RISCVCPU, cfg.ext_zbkc, false), + DEFINE_PROP_BOOL("zbkx", RISCVCPU, cfg.ext_zbkx, false), DEFINE_PROP_BOOL("zbs", RISCVCPU, cfg.ext_zbs, true), + DEFINE_PROP_BOOL("zk", RISCVCPU, cfg.ext_zk, false), + DEFINE_PROP_BOOL("zkn", RISCVCPU, cfg.ext_zkn, false), + DEFINE_PROP_BOOL("zknd", RISCVCPU, cfg.ext_zknd, false), + DEFINE_PROP_BOOL("zkne", RISCVCPU, cfg.ext_zkne, false), + DEFINE_PROP_BOOL("zknh", RISCVCPU, cfg.ext_zknh, false), + DEFINE_PROP_BOOL("zkr", RISCVCPU, cfg.ext_zkr, false), + DEFINE_PROP_BOOL("zks", RISCVCPU, cfg.ext_zks, false), + DEFINE_PROP_BOOL("zksed", RISCVCPU, cfg.ext_zksed, false), + DEFINE_PROP_BOOL("zksh", RISCVCPU, cfg.ext_zksh, false), + DEFINE_PROP_BOOL("zkt", RISCVCPU, cfg.ext_zkt, false), DEFINE_PROP_BOOL("zdinx", RISCVCPU, cfg.ext_zdinx, false), DEFINE_PROP_BOOL("zfinx", RISCVCPU, cfg.ext_zfinx, false), -- 2.17.1
next prev parent reply other threads:[~2022-04-23 2:45 UTC|newest] Thread overview: 32+ messages / expand[flat|nested] mbox.gz Atom feed top 2022-04-23 2:34 [PATCH v12 00/14] support subsets of scalar crypto extension Weiwei Li 2022-04-23 2:34 ` Weiwei Li 2022-04-23 2:34 ` [PATCH v12 01/14] target/riscv: rvk: add cfg properties for zbk* and zk* Weiwei Li 2022-04-23 2:34 ` Weiwei Li 2022-04-23 2:34 ` [PATCH v12 02/14] target/riscv: rvk: add support for zbkb extension Weiwei Li 2022-04-23 2:34 ` Weiwei Li 2022-04-23 2:34 ` [PATCH v12 03/14] target/riscv: rvk: add support for zbkc extension Weiwei Li 2022-04-23 2:34 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 04/14] target/riscv: rvk: add support for zbkx extension Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 05/14] crypto: move sm4_sbox from target/arm Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 06/14] target/riscv: rvk: add support for zknd/zkne extension in RV32 Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 07/14] target/riscv: rvk: add support for zkne/zknd extension in RV64 Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 08/14] target/riscv: rvk: add support for sha256 related instructions in zknh extension Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 09/14] target/riscv: rvk: add support for sha512 related instructions for RV32 " Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 10/14] target/riscv: rvk: add support for sha512 related instructions for RV64 " Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 11/14] target/riscv: rvk: add support for zksed/zksh extension Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 12/14] target/riscv: rvk: add CSR support for Zkr Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` [PATCH v12 13/14] disas/riscv.c: rvk: add disas support for Zbk* and Zk* instructions Weiwei Li 2022-04-23 2:35 ` Weiwei Li 2022-04-23 2:35 ` Weiwei Li [this message] 2022-04-23 2:35 ` [PATCH v12 14/14] target/riscv: rvk: expose zbk* and zk* properties Weiwei Li 2022-04-23 6:16 ` [PATCH v12 00/14] support subsets of scalar crypto extension Alistair Francis 2022-04-23 6:16 ` Alistair Francis
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=20220423023510.30794-15-liweiwei@iscas.ac.cn \ --to=liweiwei@iscas.ac.cn \ --cc=alistair.francis@wdc.com \ --cc=bin.meng@windriver.com \ --cc=lazyparser@gmail.com \ --cc=luruibo2000@163.com \ --cc=lustrew@foxmail.com \ --cc=palmer@dabbelt.com \ --cc=qemu-devel@nongnu.org \ --cc=qemu-riscv@nongnu.org \ --cc=richard.henderson@linaro.org \ --cc=wangjunqiang@iscas.ac.cn \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.