From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <mturquette@baylibre.com>, <sboyd@kernel.org>,
<matthias.bgg@gmail.com>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>
Cc: <p.zabel@pengutronix.de>,
<angelogioacchino.delregno@collabora.com>,
<nfraprado@collabora.com>, <chun-jie.chen@mediatek.com>,
<wenst@chromium.org>, <runyang.chen@mediatek.com>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-clk@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
Rex-BC Chen <rex-bc.chen@mediatek.com>
Subject: [PATCH v8 00/19] Cleanup MediaTek clk reset drivers and support SoCs
Date: Mon, 23 May 2022 14:00:37 +0800 [thread overview]
Message-ID: <20220523060056.24396-1-rex-bc.chen@mediatek.com> (raw)
In this series, we cleanup MediaTek clock reset drivers in clk/mediatek
folder. MediaTek clock reset driver is used to provide reset control
of modules controlled in clk, like infra_ao.
Changes for v8:
1. Use 'enum mtk_reset_version' to replace u8 in patch 5 and 6.
2. Use lowercase '0xc' in patch 7.
3. Drop "simple-mfd" in patch 16 because it's for original reset controller.
4. v8 is based on linux-next next-20220520 and Chen-Yu's series[1].
Changes for v7:
1. v7 is based on linux-next next-20220519 and Chen-Yu's series[1].
2. Add support for MT8186.
[1]: https://patchwork.kernel.org/project/linux-mediatek/list/?series=643003
Changes for v6:
1. Add a new patch to support inuput argument index mode.
2. Revise definition in reset.h to index.
Rex-BC Chen (19):
clk: mediatek: reset: Add reset.h
clk: mediatek: reset: Fix written reset bit offset
clk: mediatek: reset: Refine and reorder functions in reset.c
clk: mediatek: reset: Extract common drivers to update function
clk: mediatek: reset: Merge and revise reset register function
clk: mediatek: reset: Revise structure to control reset register
clk: mediatek: reset: Support nonsequence base offsets of reset
registers
clk: mediatek: reset: Support inuput argument index mode
clk: mediatek: reset: Change return type for clock reset register
function
clk: mediatek: reset: Add new register reset function with device
clk: mediatek: reset: Add reset support for simple probe
dt-bindings: arm: mediatek: Add #reset-cells property for
MT8192/MT8195
dt-bindings: reset: mediatek: Add infra_ao reset index for
MT8192/MT8195
clk: mediatek: reset: Add infra_ao reset support for MT8192/MT8195
arm64: dts: mediatek: Add infra #reset-cells property for MT8192
arm64: dts: mediatek: Add infra #reset-cells property for MT8195
dt-bindings: reset: mediatek: Add infra_ao reset index for MT8186
dt-bindings: arm: mediatek: Add #reset-cells property for MT8186
clk: mediatek: reset: Add infra_ao reset support for MT8186
.../mediatek/mediatek,mt8186-sys-clock.yaml | 3 +
.../mediatek/mediatek,mt8192-sys-clock.yaml | 3 +
.../mediatek/mediatek,mt8195-sys-clock.yaml | 3 +
arch/arm64/boot/dts/mediatek/mt8192.dtsi | 1 +
arch/arm64/boot/dts/mediatek/mt8195.dtsi | 15 +-
drivers/clk/mediatek/clk-mt2701-eth.c | 10 +-
drivers/clk/mediatek/clk-mt2701-g3d.c | 10 +-
drivers/clk/mediatek/clk-mt2701-hif.c | 10 +-
drivers/clk/mediatek/clk-mt2701.c | 22 +-
drivers/clk/mediatek/clk-mt2712.c | 22 +-
drivers/clk/mediatek/clk-mt7622-eth.c | 10 +-
drivers/clk/mediatek/clk-mt7622-hif.c | 12 +-
drivers/clk/mediatek/clk-mt7622.c | 22 +-
drivers/clk/mediatek/clk-mt7629-eth.c | 10 +-
drivers/clk/mediatek/clk-mt7629-hif.c | 12 +-
drivers/clk/mediatek/clk-mt8135.c | 22 +-
drivers/clk/mediatek/clk-mt8173.c | 22 +-
drivers/clk/mediatek/clk-mt8183.c | 18 +-
drivers/clk/mediatek/clk-mt8186-infra_ao.c | 23 ++
drivers/clk/mediatek/clk-mt8192.c | 29 +++
drivers/clk/mediatek/clk-mt8195-infra_ao.c | 24 +++
drivers/clk/mediatek/clk-mtk.c | 7 +
drivers/clk/mediatek/clk-mtk.h | 9 +-
drivers/clk/mediatek/reset.c | 198 +++++++++++++-----
drivers/clk/mediatek/reset.h | 82 ++++++++
include/dt-bindings/reset/mt8186-resets.h | 5 +
include/dt-bindings/reset/mt8192-resets.h | 8 +
include/dt-bindings/reset/mt8195-resets.h | 6 +
28 files changed, 523 insertions(+), 95 deletions(-)
create mode 100644 drivers/clk/mediatek/reset.h
--
2.18.0
WARNING: multiple messages have this Message-ID (diff)
From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <mturquette@baylibre.com>, <sboyd@kernel.org>,
<matthias.bgg@gmail.com>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>
Cc: <p.zabel@pengutronix.de>,
<angelogioacchino.delregno@collabora.com>,
<nfraprado@collabora.com>, <chun-jie.chen@mediatek.com>,
<wenst@chromium.org>, <runyang.chen@mediatek.com>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-clk@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
Rex-BC Chen <rex-bc.chen@mediatek.com>
Subject: [PATCH v8 00/19] Cleanup MediaTek clk reset drivers and support SoCs
Date: Mon, 23 May 2022 14:00:37 +0800 [thread overview]
Message-ID: <20220523060056.24396-1-rex-bc.chen@mediatek.com> (raw)
In this series, we cleanup MediaTek clock reset drivers in clk/mediatek
folder. MediaTek clock reset driver is used to provide reset control
of modules controlled in clk, like infra_ao.
Changes for v8:
1. Use 'enum mtk_reset_version' to replace u8 in patch 5 and 6.
2. Use lowercase '0xc' in patch 7.
3. Drop "simple-mfd" in patch 16 because it's for original reset controller.
4. v8 is based on linux-next next-20220520 and Chen-Yu's series[1].
Changes for v7:
1. v7 is based on linux-next next-20220519 and Chen-Yu's series[1].
2. Add support for MT8186.
[1]: https://patchwork.kernel.org/project/linux-mediatek/list/?series=643003
Changes for v6:
1. Add a new patch to support inuput argument index mode.
2. Revise definition in reset.h to index.
Rex-BC Chen (19):
clk: mediatek: reset: Add reset.h
clk: mediatek: reset: Fix written reset bit offset
clk: mediatek: reset: Refine and reorder functions in reset.c
clk: mediatek: reset: Extract common drivers to update function
clk: mediatek: reset: Merge and revise reset register function
clk: mediatek: reset: Revise structure to control reset register
clk: mediatek: reset: Support nonsequence base offsets of reset
registers
clk: mediatek: reset: Support inuput argument index mode
clk: mediatek: reset: Change return type for clock reset register
function
clk: mediatek: reset: Add new register reset function with device
clk: mediatek: reset: Add reset support for simple probe
dt-bindings: arm: mediatek: Add #reset-cells property for
MT8192/MT8195
dt-bindings: reset: mediatek: Add infra_ao reset index for
MT8192/MT8195
clk: mediatek: reset: Add infra_ao reset support for MT8192/MT8195
arm64: dts: mediatek: Add infra #reset-cells property for MT8192
arm64: dts: mediatek: Add infra #reset-cells property for MT8195
dt-bindings: reset: mediatek: Add infra_ao reset index for MT8186
dt-bindings: arm: mediatek: Add #reset-cells property for MT8186
clk: mediatek: reset: Add infra_ao reset support for MT8186
.../mediatek/mediatek,mt8186-sys-clock.yaml | 3 +
.../mediatek/mediatek,mt8192-sys-clock.yaml | 3 +
.../mediatek/mediatek,mt8195-sys-clock.yaml | 3 +
arch/arm64/boot/dts/mediatek/mt8192.dtsi | 1 +
arch/arm64/boot/dts/mediatek/mt8195.dtsi | 15 +-
drivers/clk/mediatek/clk-mt2701-eth.c | 10 +-
drivers/clk/mediatek/clk-mt2701-g3d.c | 10 +-
drivers/clk/mediatek/clk-mt2701-hif.c | 10 +-
drivers/clk/mediatek/clk-mt2701.c | 22 +-
drivers/clk/mediatek/clk-mt2712.c | 22 +-
drivers/clk/mediatek/clk-mt7622-eth.c | 10 +-
drivers/clk/mediatek/clk-mt7622-hif.c | 12 +-
drivers/clk/mediatek/clk-mt7622.c | 22 +-
drivers/clk/mediatek/clk-mt7629-eth.c | 10 +-
drivers/clk/mediatek/clk-mt7629-hif.c | 12 +-
drivers/clk/mediatek/clk-mt8135.c | 22 +-
drivers/clk/mediatek/clk-mt8173.c | 22 +-
drivers/clk/mediatek/clk-mt8183.c | 18 +-
drivers/clk/mediatek/clk-mt8186-infra_ao.c | 23 ++
drivers/clk/mediatek/clk-mt8192.c | 29 +++
drivers/clk/mediatek/clk-mt8195-infra_ao.c | 24 +++
drivers/clk/mediatek/clk-mtk.c | 7 +
drivers/clk/mediatek/clk-mtk.h | 9 +-
drivers/clk/mediatek/reset.c | 198 +++++++++++++-----
drivers/clk/mediatek/reset.h | 82 ++++++++
include/dt-bindings/reset/mt8186-resets.h | 5 +
include/dt-bindings/reset/mt8192-resets.h | 8 +
include/dt-bindings/reset/mt8195-resets.h | 6 +
28 files changed, 523 insertions(+), 95 deletions(-)
create mode 100644 drivers/clk/mediatek/reset.h
--
2.18.0
_______________________________________________
Linux-mediatek mailing list
Linux-mediatek@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-mediatek
WARNING: multiple messages have this Message-ID (diff)
From: Rex-BC Chen <rex-bc.chen@mediatek.com>
To: <mturquette@baylibre.com>, <sboyd@kernel.org>,
<matthias.bgg@gmail.com>, <robh+dt@kernel.org>,
<krzysztof.kozlowski+dt@linaro.org>
Cc: <p.zabel@pengutronix.de>,
<angelogioacchino.delregno@collabora.com>,
<nfraprado@collabora.com>, <chun-jie.chen@mediatek.com>,
<wenst@chromium.org>, <runyang.chen@mediatek.com>,
<linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-clk@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>,
<linux-mediatek@lists.infradead.org>,
<Project_Global_Chrome_Upstream_Group@mediatek.com>,
Rex-BC Chen <rex-bc.chen@mediatek.com>
Subject: [PATCH v8 00/19] Cleanup MediaTek clk reset drivers and support SoCs
Date: Mon, 23 May 2022 14:00:37 +0800 [thread overview]
Message-ID: <20220523060056.24396-1-rex-bc.chen@mediatek.com> (raw)
In this series, we cleanup MediaTek clock reset drivers in clk/mediatek
folder. MediaTek clock reset driver is used to provide reset control
of modules controlled in clk, like infra_ao.
Changes for v8:
1. Use 'enum mtk_reset_version' to replace u8 in patch 5 and 6.
2. Use lowercase '0xc' in patch 7.
3. Drop "simple-mfd" in patch 16 because it's for original reset controller.
4. v8 is based on linux-next next-20220520 and Chen-Yu's series[1].
Changes for v7:
1. v7 is based on linux-next next-20220519 and Chen-Yu's series[1].
2. Add support for MT8186.
[1]: https://patchwork.kernel.org/project/linux-mediatek/list/?series=643003
Changes for v6:
1. Add a new patch to support inuput argument index mode.
2. Revise definition in reset.h to index.
Rex-BC Chen (19):
clk: mediatek: reset: Add reset.h
clk: mediatek: reset: Fix written reset bit offset
clk: mediatek: reset: Refine and reorder functions in reset.c
clk: mediatek: reset: Extract common drivers to update function
clk: mediatek: reset: Merge and revise reset register function
clk: mediatek: reset: Revise structure to control reset register
clk: mediatek: reset: Support nonsequence base offsets of reset
registers
clk: mediatek: reset: Support inuput argument index mode
clk: mediatek: reset: Change return type for clock reset register
function
clk: mediatek: reset: Add new register reset function with device
clk: mediatek: reset: Add reset support for simple probe
dt-bindings: arm: mediatek: Add #reset-cells property for
MT8192/MT8195
dt-bindings: reset: mediatek: Add infra_ao reset index for
MT8192/MT8195
clk: mediatek: reset: Add infra_ao reset support for MT8192/MT8195
arm64: dts: mediatek: Add infra #reset-cells property for MT8192
arm64: dts: mediatek: Add infra #reset-cells property for MT8195
dt-bindings: reset: mediatek: Add infra_ao reset index for MT8186
dt-bindings: arm: mediatek: Add #reset-cells property for MT8186
clk: mediatek: reset: Add infra_ao reset support for MT8186
.../mediatek/mediatek,mt8186-sys-clock.yaml | 3 +
.../mediatek/mediatek,mt8192-sys-clock.yaml | 3 +
.../mediatek/mediatek,mt8195-sys-clock.yaml | 3 +
arch/arm64/boot/dts/mediatek/mt8192.dtsi | 1 +
arch/arm64/boot/dts/mediatek/mt8195.dtsi | 15 +-
drivers/clk/mediatek/clk-mt2701-eth.c | 10 +-
drivers/clk/mediatek/clk-mt2701-g3d.c | 10 +-
drivers/clk/mediatek/clk-mt2701-hif.c | 10 +-
drivers/clk/mediatek/clk-mt2701.c | 22 +-
drivers/clk/mediatek/clk-mt2712.c | 22 +-
drivers/clk/mediatek/clk-mt7622-eth.c | 10 +-
drivers/clk/mediatek/clk-mt7622-hif.c | 12 +-
drivers/clk/mediatek/clk-mt7622.c | 22 +-
drivers/clk/mediatek/clk-mt7629-eth.c | 10 +-
drivers/clk/mediatek/clk-mt7629-hif.c | 12 +-
drivers/clk/mediatek/clk-mt8135.c | 22 +-
drivers/clk/mediatek/clk-mt8173.c | 22 +-
drivers/clk/mediatek/clk-mt8183.c | 18 +-
drivers/clk/mediatek/clk-mt8186-infra_ao.c | 23 ++
drivers/clk/mediatek/clk-mt8192.c | 29 +++
drivers/clk/mediatek/clk-mt8195-infra_ao.c | 24 +++
drivers/clk/mediatek/clk-mtk.c | 7 +
drivers/clk/mediatek/clk-mtk.h | 9 +-
drivers/clk/mediatek/reset.c | 198 +++++++++++++-----
drivers/clk/mediatek/reset.h | 82 ++++++++
include/dt-bindings/reset/mt8186-resets.h | 5 +
include/dt-bindings/reset/mt8192-resets.h | 8 +
include/dt-bindings/reset/mt8195-resets.h | 6 +
28 files changed, 523 insertions(+), 95 deletions(-)
create mode 100644 drivers/clk/mediatek/reset.h
--
2.18.0
_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel
next reply other threads:[~2022-05-23 6:01 UTC|newest]
Thread overview: 74+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-23 6:00 Rex-BC Chen [this message]
2022-05-23 6:00 ` [PATCH v8 00/19] Cleanup MediaTek clk reset drivers and support SoCs Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 01/19] clk: mediatek: reset: Add reset.h Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 02/19] clk: mediatek: reset: Fix written reset bit offset Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 03/19] clk: mediatek: reset: Refine and reorder functions in reset.c Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 04/19] clk: mediatek: reset: Extract common drivers to update function Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 05/19] clk: mediatek: reset: Merge and revise reset register function Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 06/19] clk: mediatek: reset: Revise structure to control reset register Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 07/19] clk: mediatek: reset: Support nonsequence base offsets of reset registers Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 08/19] clk: mediatek: reset: Support inuput argument index mode Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 09/19] clk: mediatek: reset: Change return type for clock reset register function Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 10/19] clk: mediatek: reset: Add new register reset function with device Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 11/19] clk: mediatek: reset: Add reset support for simple probe Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 12/19] dt-bindings: arm: mediatek: Add #reset-cells property for MT8192/MT8195 Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 13/19] dt-bindings: reset: mediatek: Add infra_ao reset index " Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 14/19] clk: mediatek: reset: Add infra_ao reset support " Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 15/19] arm64: dts: mediatek: Add infra #reset-cells property for MT8192 Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 16/19] arm64: dts: mediatek: Add infra #reset-cells property for MT8195 Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-06-20 6:40 ` Rex-BC Chen
2022-06-20 6:40 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 17/19] dt-bindings: reset: mediatek: Add infra_ao reset index for MT8186 Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 9:05 ` AngeloGioacchino Del Regno
2022-05-23 9:05 ` AngeloGioacchino Del Regno
2022-05-23 9:05 ` AngeloGioacchino Del Regno
2022-05-23 9:16 ` Rex-BC Chen
2022-05-23 9:16 ` Rex-BC Chen
2022-05-23 9:16 ` Rex-BC Chen
2022-05-23 6:00 ` [PATCH v8 18/19] dt-bindings: arm: mediatek: Add #reset-cells property " Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 9:09 ` AngeloGioacchino Del Regno
2022-05-23 9:09 ` AngeloGioacchino Del Regno
2022-05-23 9:09 ` AngeloGioacchino Del Regno
2022-05-23 6:00 ` [PATCH v8 19/19] clk: mediatek: reset: Add infra_ao reset support " Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 6:00 ` Rex-BC Chen
2022-05-23 9:17 ` AngeloGioacchino Del Regno
2022-05-23 9:17 ` AngeloGioacchino Del Regno
2022-05-23 9:17 ` AngeloGioacchino Del Regno
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220523060056.24396-1-rex-bc.chen@mediatek.com \
--to=rex-bc.chen@mediatek.com \
--cc=Project_Global_Chrome_Upstream_Group@mediatek.com \
--cc=angelogioacchino.delregno@collabora.com \
--cc=chun-jie.chen@mediatek.com \
--cc=devicetree@vger.kernel.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mediatek@lists.infradead.org \
--cc=matthias.bgg@gmail.com \
--cc=mturquette@baylibre.com \
--cc=nfraprado@collabora.com \
--cc=p.zabel@pengutronix.de \
--cc=robh+dt@kernel.org \
--cc=runyang.chen@mediatek.com \
--cc=sboyd@kernel.org \
--cc=wenst@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.