* [PATCH] riscv: config: enable SOC_STARFIVE in defconfig
@ 2022-06-17 18:24 Conor Dooley
2022-06-20 21:08 ` Emil Renner Berthing
2022-07-14 20:42 ` Palmer Dabbelt
0 siblings, 2 replies; 4+ messages in thread
From: Conor Dooley @ 2022-06-17 18:24 UTC (permalink / raw)
To: Paul Walmsley, Palmer Dabbelt, Palmer Dabbelt, Albert Ou,
Emil Renner Berthing, Geert Uytterhoeven
Cc: linux-riscv, Conor Dooley
From: Conor Dooley <conor.dooley@microchip.com>
SOC_STARFIVE is the odd one out among the (compatible) SOC_FOO options
as it is not enabled in the default defconfig. Add it to make catching
dt regressions etc easier.
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
git send-email gave me an error that was unclear as to whether anything
got sent. Checked lore (and my inbox) but didn't see it come through so
hopefully this isn't a resend.
arch/riscv/configs/defconfig | 1 +
1 file changed, 1 insertion(+)
diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
index 0cc17db8aaba..f8d7d9527c6e 100644
--- a/arch/riscv/configs/defconfig
+++ b/arch/riscv/configs/defconfig
@@ -18,6 +18,7 @@ CONFIG_EXPERT=y
CONFIG_PROFILING=y
CONFIG_SOC_MICROCHIP_POLARFIRE=y
CONFIG_SOC_SIFIVE=y
+CONFIG_SOC_STARFIVE=y
CONFIG_SOC_VIRT=y
CONFIG_SMP=y
CONFIG_HOTPLUG_CPU=y
--
2.36.1
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH] riscv: config: enable SOC_STARFIVE in defconfig
2022-06-17 18:24 [PATCH] riscv: config: enable SOC_STARFIVE in defconfig Conor Dooley
@ 2022-06-20 21:08 ` Emil Renner Berthing
2022-07-04 16:06 ` Conor.Dooley
2022-07-14 20:42 ` Palmer Dabbelt
1 sibling, 1 reply; 4+ messages in thread
From: Emil Renner Berthing @ 2022-06-20 21:08 UTC (permalink / raw)
To: Conor Dooley
Cc: Paul Walmsley, Palmer Dabbelt, Palmer Dabbelt, Albert Ou,
Geert Uytterhoeven, linux-riscv, Conor Dooley
On Fri, 17 Jun 2022 at 19:26, Conor Dooley <mail@conchuod.ie> wrote:
> From: Conor Dooley <conor.dooley@microchip.com>
>
> SOC_STARFIVE is the odd one out among the (compatible) SOC_FOO options
> as it is not enabled in the default defconfig. Add it to make catching
> dt regressions etc easier.
>
> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Thanks, this would be great.
Acked-by: Emil Renner Berthing <kernel@esmil.dk>
>
> git send-email gave me an error that was unclear as to whether anything
> got sent. Checked lore (and my inbox) but didn't see it come through so
> hopefully this isn't a resend.
>
> arch/riscv/configs/defconfig | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
> index 0cc17db8aaba..f8d7d9527c6e 100644
> --- a/arch/riscv/configs/defconfig
> +++ b/arch/riscv/configs/defconfig
> @@ -18,6 +18,7 @@ CONFIG_EXPERT=y
> CONFIG_PROFILING=y
> CONFIG_SOC_MICROCHIP_POLARFIRE=y
> CONFIG_SOC_SIFIVE=y
> +CONFIG_SOC_STARFIVE=y
> CONFIG_SOC_VIRT=y
> CONFIG_SMP=y
> CONFIG_HOTPLUG_CPU=y
> --
> 2.36.1
>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] riscv: config: enable SOC_STARFIVE in defconfig
2022-06-20 21:08 ` Emil Renner Berthing
@ 2022-07-04 16:06 ` Conor.Dooley
0 siblings, 0 replies; 4+ messages in thread
From: Conor.Dooley @ 2022-07-04 16:06 UTC (permalink / raw)
To: kernel, mail; +Cc: paul.walmsley, palmer, palmer, aou, geert, linux-riscv
Hey Palmer,
This should be good to take for 5.20.
Thanks,
Conor
On 20/06/2022 22:08, Emil Renner Berthing wrote:
> EXTERNAL EMAIL: Do not click links or open attachments unless you know the content is safe
>
> On Fri, 17 Jun 2022 at 19:26, Conor Dooley <mail@conchuod.ie> wrote:
>> From: Conor Dooley <conor.dooley@microchip.com>
>>
>> SOC_STARFIVE is the odd one out among the (compatible) SOC_FOO options
>> as it is not enabled in the default defconfig. Add it to make catching
>> dt regressions etc easier.
>>
>> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
>
> Thanks, this would be great.
> Acked-by: Emil Renner Berthing <kernel@esmil.dk>
>
>>
>> git send-email gave me an error that was unclear as to whether anything
>> got sent. Checked lore (and my inbox) but didn't see it come through so
>> hopefully this isn't a resend.
>>
>> arch/riscv/configs/defconfig | 1 +
>> 1 file changed, 1 insertion(+)
>>
>> diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
>> index 0cc17db8aaba..f8d7d9527c6e 100644
>> --- a/arch/riscv/configs/defconfig
>> +++ b/arch/riscv/configs/defconfig
>> @@ -18,6 +18,7 @@ CONFIG_EXPERT=y
>> CONFIG_PROFILING=y
>> CONFIG_SOC_MICROCHIP_POLARFIRE=y
>> CONFIG_SOC_SIFIVE=y
>> +CONFIG_SOC_STARFIVE=y
>> CONFIG_SOC_VIRT=y
>> CONFIG_SMP=y
>> CONFIG_HOTPLUG_CPU=y
>> --
>> 2.36.1
>>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] riscv: config: enable SOC_STARFIVE in defconfig
2022-06-17 18:24 [PATCH] riscv: config: enable SOC_STARFIVE in defconfig Conor Dooley
2022-06-20 21:08 ` Emil Renner Berthing
@ 2022-07-14 20:42 ` Palmer Dabbelt
1 sibling, 0 replies; 4+ messages in thread
From: Palmer Dabbelt @ 2022-07-14 20:42 UTC (permalink / raw)
To: mail; +Cc: Paul Walmsley, aou, kernel, geert, linux-riscv, conor.dooley
On Fri, 17 Jun 2022 11:24:25 PDT (-0700), mail@conchuod.ie wrote:
> From: Conor Dooley <conor.dooley@microchip.com>
>
> SOC_STARFIVE is the odd one out among the (compatible) SOC_FOO options
> as it is not enabled in the default defconfig. Add it to make catching
> dt regressions etc easier.
>
> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
> ---
>
> git send-email gave me an error that was unclear as to whether anything
> got sent. Checked lore (and my inbox) but didn't see it come through so
> hopefully this isn't a resend.
>
> arch/riscv/configs/defconfig | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
> index 0cc17db8aaba..f8d7d9527c6e 100644
> --- a/arch/riscv/configs/defconfig
> +++ b/arch/riscv/configs/defconfig
> @@ -18,6 +18,7 @@ CONFIG_EXPERT=y
> CONFIG_PROFILING=y
> CONFIG_SOC_MICROCHIP_POLARFIRE=y
> CONFIG_SOC_SIFIVE=y
> +CONFIG_SOC_STARFIVE=y
> CONFIG_SOC_VIRT=y
> CONFIG_SMP=y
> CONFIG_HOTPLUG_CPU=y
Thanks, this is on for-next.
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2022-07-14 20:42 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-06-17 18:24 [PATCH] riscv: config: enable SOC_STARFIVE in defconfig Conor Dooley
2022-06-20 21:08 ` Emil Renner Berthing
2022-07-04 16:06 ` Conor.Dooley
2022-07-14 20:42 ` Palmer Dabbelt
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.