From: Naveen Mamindlapalli <naveenm@marvell.com>
To: <davem@davemloft.net>, <edumazet@google.com>, <kuba@kernel.org>,
<pabeni@redhat.com>, <richardcochran@gmail.com>,
<netdev@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<sgoutham@marvell.com>
Cc: Naveen Mamindlapalli <naveenm@marvell.com>
Subject: [net-next PATCH v2 0/4] Add PTP support for CN10K silicon
Date: Sat, 30 Jul 2022 17:27:54 +0530 [thread overview]
Message-ID: <20220730115758.16787-1-naveenm@marvell.com> (raw)
This patchset adds PTP support for CN10K silicon, specifically
to workaround few hardware issues and to add 1-step mode.
Patchset overview:
Patch #1 returns correct ptp timestamp in nanoseconds captured
when external timestamp event occurs.
Patch #2 adds 1-step mode support.
Patch #3 implements software workaround to generate PPS output properly.
Patch #4 provides a software workaround for the rollover register default
value, which causes ptp to return the wrong timestamp.
v2 changes:
no code changes, added PTP maintainer to CC list.
Hariprasad Kelam (1):
octeontx2-pf: Add support for ptp 1-step mode on CN10K silicon
Naveen Mamindlapalli (3):
octeontx2-af: return correct ptp timestamp for CN10K silicon
octeontx2-af: Add PTP PPS Errata workaround on CN10K silicon
octeontx2-af: Initialize PTP_SEC_ROLLOVER register properly
drivers/net/ethernet/marvell/octeontx2/af/mbox.h | 2 +
drivers/net/ethernet/marvell/octeontx2/af/ptp.c | 106 +++++++++++++++++++-
drivers/net/ethernet/marvell/octeontx2/af/ptp.h | 3 +
drivers/net/ethernet/marvell/octeontx2/af/rpm.c | 19 +++-
drivers/net/ethernet/marvell/octeontx2/af/rpm.h | 5 +
.../net/ethernet/marvell/octeontx2/af/rvu_nix.c | 8 +-
.../net/ethernet/marvell/octeontx2/af/rvu_reg.h | 1 +
.../ethernet/marvell/octeontx2/nic/otx2_common.h | 13 +++
.../ethernet/marvell/octeontx2/nic/otx2_ethtool.c | 8 +-
.../net/ethernet/marvell/octeontx2/nic/otx2_pf.c | 11 +++
.../net/ethernet/marvell/octeontx2/nic/otx2_ptp.c | 103 ++++++++++++++-----
.../ethernet/marvell/octeontx2/nic/otx2_struct.h | 11 ++-
.../net/ethernet/marvell/octeontx2/nic/otx2_txrx.c | 110 ++++++++++++++++++++-
13 files changed, 359 insertions(+), 41 deletions(-)
--
2.16.5
next reply other threads:[~2022-07-30 11:58 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-07-30 11:57 Naveen Mamindlapalli [this message]
2022-07-30 11:57 ` [net-next PATCH v2 1/4] octeontx2-af: return correct ptp timestamp for CN10K silicon Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 2/4] octeontx2-pf: Add support for ptp 1-step mode on " Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 3/4] octeontx2-af: Add PTP PPS Errata workaround " Naveen Mamindlapalli
2022-07-30 11:57 ` [net-next PATCH v2 4/4] octeontx2-af: Initialize PTP_SEC_ROLLOVER register properly Naveen Mamindlapalli
2022-08-02 19:14 ` [net-next PATCH v2 0/4] Add PTP support for CN10K silicon Jakub Kicinski
2022-08-03 4:44 ` Jakub Kicinski
2022-08-04 3:08 ` Richard Cochran
2022-08-04 16:06 ` Jakub Kicinski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20220730115758.16787-1-naveenm@marvell.com \
--to=naveenm@marvell.com \
--cc=davem@davemloft.net \
--cc=edumazet@google.com \
--cc=kuba@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=richardcochran@gmail.com \
--cc=sgoutham@marvell.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.