* [Intel-gfx] [PATCH v2 1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
@ 2022-08-16 21:06 ` Matt Roper
0 siblings, 0 replies; 8+ messages in thread
From: Matt Roper @ 2022-08-16 21:06 UTC (permalink / raw)
To: intel-gfx; +Cc: Lucas De Marchi, dri-devel
The bspec performance tuning section gives recommended settings that the
driver should program for various MMIO registers. Although these
settings aren't "workarounds" we use the workaround infrastructure to do
this programming to make sure it is handled at the appropriate places
and doesn't conflict with any real workarounds.
Since more of these are starting to show up on recent platforms, it's a
good time to create a dedicated function to hold them so that there's
less ambiguity about how/where to implement new ones.
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 42 ++++++++++++++-------
1 file changed, 28 insertions(+), 14 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 59cf28baa472..a68d279b01f0 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -2102,13 +2102,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
/* Wa_1509235366:dg2 */
wa_write_or(wal, GEN12_GAMCNTRL_CTRL, INVALIDATION_BROADCAST_MODE_DIS |
GLOBAL_INVALIDATION_MODE);
-
- /*
- * The following are not actually "workarounds" but rather
- * recommended tuning settings documented in the bspec's
- * performance guide section.
- */
- wa_write_or(wal, XEHP_L3SCQREG7, BLEND_FILL_CACHING_OPT_DIS);
}
if (IS_DG2_GRAPHICS_STEP(i915, G11, STEP_A0, STEP_B0)) {
@@ -2676,6 +2669,32 @@ ccs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
}
}
+/*
+ * The bspec performance guide has recommended MMIO tuning settings. These
+ * aren't truly "workarounds" but we want to program them with the same
+ * workaround infrastructure to ensure that they're automatically added to
+ * the GuC save/restore lists, re-applied at the right times, and checked for
+ * any conflicting programming requested by real workarounds.
+ *
+ * Programming settings should be added here only if their registers are not
+ * part of an engine's register state context. If a register is part of a
+ * context, then any tuning settings should be programmed in an appropriate
+ * function invoked by __intel_engine_init_ctx_wa().
+ */
+static void
+add_render_compute_tuning_settings(struct drm_i915_private *i915,
+ struct i915_wa_list *wal)
+{
+ if (IS_PONTEVECCHIO(i915)) {
+ wa_write(wal, XEHPC_L3SCRUB,
+ SCRUB_CL_DWNGRADE_SHARED | SCRUB_RATE_4B_PER_CLK);
+ }
+
+ if (IS_DG2(i915)) {
+ wa_write_or(wal, XEHP_L3SCQREG7, BLEND_FILL_CACHING_OPT_DIS);
+ }
+}
+
/*
* The workarounds in this function apply to shared registers in
* the general render reset domain that aren't tied to a
@@ -2690,14 +2709,9 @@ general_render_compute_wa_init(struct intel_engine_cs *engine, struct i915_wa_li
{
struct drm_i915_private *i915 = engine->i915;
- if (IS_PONTEVECCHIO(i915)) {
- /*
- * The following is not actually a "workaround" but rather
- * a recommended tuning setting documented in the bspec's
- * performance guide section.
- */
- wa_write(wal, XEHPC_L3SCRUB, SCRUB_CL_DWNGRADE_SHARED | SCRUB_RATE_4B_PER_CLK);
+ add_render_compute_tuning_settings(i915, wal);
+ if (IS_PONTEVECCHIO(i915)) {
/* Wa_16016694945 */
wa_masked_en(wal, XEHPC_LNCFMISCCFGREG0, XEHPC_OVRLSCCC);
}
--
2.37.1
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [PATCH v2 1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
@ 2022-08-16 21:06 ` Matt Roper
0 siblings, 0 replies; 8+ messages in thread
From: Matt Roper @ 2022-08-16 21:06 UTC (permalink / raw)
To: intel-gfx; +Cc: Lucas De Marchi, dri-devel
The bspec performance tuning section gives recommended settings that the
driver should program for various MMIO registers. Although these
settings aren't "workarounds" we use the workaround infrastructure to do
this programming to make sure it is handled at the appropriate places
and doesn't conflict with any real workarounds.
Since more of these are starting to show up on recent platforms, it's a
good time to create a dedicated function to hold them so that there's
less ambiguity about how/where to implement new ones.
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 42 ++++++++++++++-------
1 file changed, 28 insertions(+), 14 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 59cf28baa472..a68d279b01f0 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -2102,13 +2102,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
/* Wa_1509235366:dg2 */
wa_write_or(wal, GEN12_GAMCNTRL_CTRL, INVALIDATION_BROADCAST_MODE_DIS |
GLOBAL_INVALIDATION_MODE);
-
- /*
- * The following are not actually "workarounds" but rather
- * recommended tuning settings documented in the bspec's
- * performance guide section.
- */
- wa_write_or(wal, XEHP_L3SCQREG7, BLEND_FILL_CACHING_OPT_DIS);
}
if (IS_DG2_GRAPHICS_STEP(i915, G11, STEP_A0, STEP_B0)) {
@@ -2676,6 +2669,32 @@ ccs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
}
}
+/*
+ * The bspec performance guide has recommended MMIO tuning settings. These
+ * aren't truly "workarounds" but we want to program them with the same
+ * workaround infrastructure to ensure that they're automatically added to
+ * the GuC save/restore lists, re-applied at the right times, and checked for
+ * any conflicting programming requested by real workarounds.
+ *
+ * Programming settings should be added here only if their registers are not
+ * part of an engine's register state context. If a register is part of a
+ * context, then any tuning settings should be programmed in an appropriate
+ * function invoked by __intel_engine_init_ctx_wa().
+ */
+static void
+add_render_compute_tuning_settings(struct drm_i915_private *i915,
+ struct i915_wa_list *wal)
+{
+ if (IS_PONTEVECCHIO(i915)) {
+ wa_write(wal, XEHPC_L3SCRUB,
+ SCRUB_CL_DWNGRADE_SHARED | SCRUB_RATE_4B_PER_CLK);
+ }
+
+ if (IS_DG2(i915)) {
+ wa_write_or(wal, XEHP_L3SCQREG7, BLEND_FILL_CACHING_OPT_DIS);
+ }
+}
+
/*
* The workarounds in this function apply to shared registers in
* the general render reset domain that aren't tied to a
@@ -2690,14 +2709,9 @@ general_render_compute_wa_init(struct intel_engine_cs *engine, struct i915_wa_li
{
struct drm_i915_private *i915 = engine->i915;
- if (IS_PONTEVECCHIO(i915)) {
- /*
- * The following is not actually a "workaround" but rather
- * a recommended tuning setting documented in the bspec's
- * performance guide section.
- */
- wa_write(wal, XEHPC_L3SCRUB, SCRUB_CL_DWNGRADE_SHARED | SCRUB_RATE_4B_PER_CLK);
+ add_render_compute_tuning_settings(i915, wal);
+ if (IS_PONTEVECCHIO(i915)) {
/* Wa_16016694945 */
wa_masked_en(wal, XEHPC_LNCFMISCCFGREG0, XEHPC_OVRLSCCC);
}
--
2.37.1
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [Intel-gfx] [PATCH v2 2/2] drm/i915/dg2: Add additional tuning settings
2022-08-16 21:06 ` Matt Roper
@ 2022-08-16 21:06 ` Matt Roper
-1 siblings, 0 replies; 8+ messages in thread
From: Matt Roper @ 2022-08-16 21:06 UTC (permalink / raw)
To: intel-gfx; +Cc: Lucas De Marchi, dri-devel
Some additional MMIO tuning settings have appeared in the bspec's
performance tuning guide section.
One of the tuning settings here is also documented as formal workaround
Wa_22012654132 for some steppings of DG2. However the tuning setting
applies to all DG2 variants and steppings, making it a superset of the
workaround.
v2:
- Move DRAW_WATERMARK to engine workaround section. It only moves into
the engine context on future platforms. (Lucas)
- CHICKEN_RASTER_2 needs to be handled as a masked register. (Lucas)
Bspec: 68331
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Cc: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
---
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 8 ++++++
drivers/gpu/drm/i915/gt/intel_workarounds.c | 27 ++++++++++++++-------
2 files changed, 26 insertions(+), 9 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_gt_regs.h b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
index b3b49f6d6d1c..f64fafe28f72 100644
--- a/drivers/gpu/drm/i915/gt/intel_gt_regs.h
+++ b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
@@ -259,6 +259,9 @@
#define GEN9_PREEMPT_GPGPU_COMMAND_LEVEL GEN9_PREEMPT_GPGPU_LEVEL(1, 0)
#define GEN9_PREEMPT_GPGPU_LEVEL_MASK GEN9_PREEMPT_GPGPU_LEVEL(1, 1)
+#define DRAW_WATERMARK _MMIO(0x26c0)
+#define VERT_WM_VAL REG_GENMASK(9, 0)
+
#define GEN12_GLOBAL_MOCS(i) _MMIO(0x4000 + (i) * 4) /* Global MOCS regs */
#define RENDER_HWS_PGA_GEN7 _MMIO(0x4080)
@@ -374,6 +377,9 @@
#define CHICKEN_RASTER_1 _MMIO(0x6204)
#define DIS_SF_ROUND_NEAREST_EVEN REG_BIT(8)
+#define CHICKEN_RASTER_2 _MMIO(0x6208)
+#define TBIMR_FAST_CLIP REG_BIT(5)
+
#define VFLSKPD _MMIO(0x62a8)
#define DIS_OVER_FETCH_CACHE REG_BIT(1)
#define DIS_MULT_MISS_RD_SQUASH REG_BIT(0)
@@ -1124,6 +1130,8 @@
#define RT_CTRL _MMIO(0xe530)
#define DIS_NULL_QUERY REG_BIT(10)
+#define STACKID_CTRL REG_GENMASK(6, 5)
+#define STACKID_CTRL_512 REG_FIELD_PREP(STACKID_CTRL, 0x2)
#define EU_PERF_CNTL1 _MMIO(0xe558)
#define EU_PERF_CNTL5 _MMIO(0xe55c)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index a68d279b01f0..31e129329fb0 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -568,6 +568,7 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
static void dg2_ctx_gt_tuning_init(struct intel_engine_cs *engine,
struct i915_wa_list *wal)
{
+ wa_masked_en(wal, CHICKEN_RASTER_2, TBIMR_FAST_CLIP);
wa_write_clr_set(wal, GEN11_L3SQCREG5, L3_PWM_TIMER_INIT_VAL_MASK,
REG_FIELD_PREP(L3_PWM_TIMER_INIT_VAL_MASK, 0x7f));
wa_add(wal,
@@ -2195,15 +2196,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
wa_write_or(wal, XEHP_L3NODEARBCFG, XEHP_LNESPARE);
}
- if (IS_DG2_GRAPHICS_STEP(i915, G10, STEP_A0, STEP_C0) ||
- IS_DG2_G11(i915)) {
- /* Wa_22012654132:dg2 */
- wa_add(wal, GEN10_CACHE_MODE_SS, 0,
- _MASKED_BIT_ENABLE(ENABLE_PREFETCH_INTO_IC),
- 0 /* write-only, so skip validation */,
- true);
- }
-
/* Wa_14013202645:dg2 */
if (IS_DG2_GRAPHICS_STEP(i915, G10, STEP_B0, STEP_C0) ||
IS_DG2_GRAPHICS_STEP(i915, G11, STEP_A0, STEP_B0))
@@ -2692,6 +2684,23 @@ add_render_compute_tuning_settings(struct drm_i915_private *i915,
if (IS_DG2(i915)) {
wa_write_or(wal, XEHP_L3SCQREG7, BLEND_FILL_CACHING_OPT_DIS);
+ wa_write_clr_set(wal, RT_CTRL, STACKID_CTRL, STACKID_CTRL_512);
+ wa_write_clr_set(wal, DRAW_WATERMARK, VERT_WM_VAL,
+ REG_FIELD_PREP(VERT_WM_VAL, 0x3FF));
+
+ /*
+ * This is also listed as Wa_22012654132 for certain DG2
+ * steppings, but the tuning setting programming is a superset
+ * since it applies to all DG2 variants and steppings.
+ *
+ * Note that register 0xE420 is write-only and cannot be read
+ * back for verification on DG2 (due to Wa_14012342262), so
+ * we need to explicitly skip the readback.
+ */
+ wa_add(wal, GEN10_CACHE_MODE_SS, 0,
+ _MASKED_BIT_ENABLE(ENABLE_PREFETCH_INTO_IC),
+ 0 /* write-only, so skip validation */,
+ true);
}
}
--
2.37.1
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [PATCH v2 2/2] drm/i915/dg2: Add additional tuning settings
@ 2022-08-16 21:06 ` Matt Roper
0 siblings, 0 replies; 8+ messages in thread
From: Matt Roper @ 2022-08-16 21:06 UTC (permalink / raw)
To: intel-gfx; +Cc: Lucas De Marchi, Lionel Landwerlin, dri-devel
Some additional MMIO tuning settings have appeared in the bspec's
performance tuning guide section.
One of the tuning settings here is also documented as formal workaround
Wa_22012654132 for some steppings of DG2. However the tuning setting
applies to all DG2 variants and steppings, making it a superset of the
workaround.
v2:
- Move DRAW_WATERMARK to engine workaround section. It only moves into
the engine context on future platforms. (Lucas)
- CHICKEN_RASTER_2 needs to be handled as a masked register. (Lucas)
Bspec: 68331
Cc: Lucas De Marchi <lucas.demarchi@intel.com>
Cc: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
---
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 8 ++++++
drivers/gpu/drm/i915/gt/intel_workarounds.c | 27 ++++++++++++++-------
2 files changed, 26 insertions(+), 9 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_gt_regs.h b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
index b3b49f6d6d1c..f64fafe28f72 100644
--- a/drivers/gpu/drm/i915/gt/intel_gt_regs.h
+++ b/drivers/gpu/drm/i915/gt/intel_gt_regs.h
@@ -259,6 +259,9 @@
#define GEN9_PREEMPT_GPGPU_COMMAND_LEVEL GEN9_PREEMPT_GPGPU_LEVEL(1, 0)
#define GEN9_PREEMPT_GPGPU_LEVEL_MASK GEN9_PREEMPT_GPGPU_LEVEL(1, 1)
+#define DRAW_WATERMARK _MMIO(0x26c0)
+#define VERT_WM_VAL REG_GENMASK(9, 0)
+
#define GEN12_GLOBAL_MOCS(i) _MMIO(0x4000 + (i) * 4) /* Global MOCS regs */
#define RENDER_HWS_PGA_GEN7 _MMIO(0x4080)
@@ -374,6 +377,9 @@
#define CHICKEN_RASTER_1 _MMIO(0x6204)
#define DIS_SF_ROUND_NEAREST_EVEN REG_BIT(8)
+#define CHICKEN_RASTER_2 _MMIO(0x6208)
+#define TBIMR_FAST_CLIP REG_BIT(5)
+
#define VFLSKPD _MMIO(0x62a8)
#define DIS_OVER_FETCH_CACHE REG_BIT(1)
#define DIS_MULT_MISS_RD_SQUASH REG_BIT(0)
@@ -1124,6 +1130,8 @@
#define RT_CTRL _MMIO(0xe530)
#define DIS_NULL_QUERY REG_BIT(10)
+#define STACKID_CTRL REG_GENMASK(6, 5)
+#define STACKID_CTRL_512 REG_FIELD_PREP(STACKID_CTRL, 0x2)
#define EU_PERF_CNTL1 _MMIO(0xe558)
#define EU_PERF_CNTL5 _MMIO(0xe55c)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index a68d279b01f0..31e129329fb0 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -568,6 +568,7 @@ static void icl_ctx_workarounds_init(struct intel_engine_cs *engine,
static void dg2_ctx_gt_tuning_init(struct intel_engine_cs *engine,
struct i915_wa_list *wal)
{
+ wa_masked_en(wal, CHICKEN_RASTER_2, TBIMR_FAST_CLIP);
wa_write_clr_set(wal, GEN11_L3SQCREG5, L3_PWM_TIMER_INIT_VAL_MASK,
REG_FIELD_PREP(L3_PWM_TIMER_INIT_VAL_MASK, 0x7f));
wa_add(wal,
@@ -2195,15 +2196,6 @@ rcs_engine_wa_init(struct intel_engine_cs *engine, struct i915_wa_list *wal)
wa_write_or(wal, XEHP_L3NODEARBCFG, XEHP_LNESPARE);
}
- if (IS_DG2_GRAPHICS_STEP(i915, G10, STEP_A0, STEP_C0) ||
- IS_DG2_G11(i915)) {
- /* Wa_22012654132:dg2 */
- wa_add(wal, GEN10_CACHE_MODE_SS, 0,
- _MASKED_BIT_ENABLE(ENABLE_PREFETCH_INTO_IC),
- 0 /* write-only, so skip validation */,
- true);
- }
-
/* Wa_14013202645:dg2 */
if (IS_DG2_GRAPHICS_STEP(i915, G10, STEP_B0, STEP_C0) ||
IS_DG2_GRAPHICS_STEP(i915, G11, STEP_A0, STEP_B0))
@@ -2692,6 +2684,23 @@ add_render_compute_tuning_settings(struct drm_i915_private *i915,
if (IS_DG2(i915)) {
wa_write_or(wal, XEHP_L3SCQREG7, BLEND_FILL_CACHING_OPT_DIS);
+ wa_write_clr_set(wal, RT_CTRL, STACKID_CTRL, STACKID_CTRL_512);
+ wa_write_clr_set(wal, DRAW_WATERMARK, VERT_WM_VAL,
+ REG_FIELD_PREP(VERT_WM_VAL, 0x3FF));
+
+ /*
+ * This is also listed as Wa_22012654132 for certain DG2
+ * steppings, but the tuning setting programming is a superset
+ * since it applies to all DG2 variants and steppings.
+ *
+ * Note that register 0xE420 is write-only and cannot be read
+ * back for verification on DG2 (due to Wa_14012342262), so
+ * we need to explicitly skip the readback.
+ */
+ wa_add(wal, GEN10_CACHE_MODE_SS, 0,
+ _MASKED_BIT_ENABLE(ENABLE_PREFETCH_INTO_IC),
+ 0 /* write-only, so skip validation */,
+ true);
}
}
--
2.37.1
^ permalink raw reply related [flat|nested] 8+ messages in thread
* [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
2022-08-16 21:06 ` Matt Roper
(?)
(?)
@ 2022-08-16 21:34 ` Patchwork
-1 siblings, 0 replies; 8+ messages in thread
From: Patchwork @ 2022-08-16 21:34 UTC (permalink / raw)
To: Matt Roper; +Cc: intel-gfx
[-- Attachment #1: Type: text/plain, Size: 4465 bytes --]
== Series Details ==
Series: series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
URL : https://patchwork.freedesktop.org/series/107342/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_11990 -> Patchwork_107342v1
====================================================
Summary
-------
**SUCCESS**
No regressions found.
External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/index.html
Participating hosts (33 -> 33)
------------------------------
Additional (1): bat-rpls-1
Missing (1): bat-adls-5
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in Patchwork_107342v1:
### IGT changes ###
#### Suppressed ####
The following results come from untrusted machines, tests, or statuses.
They do not affect the overall result.
* igt@i915_module_load@load:
- {bat-rpls-1}: NOTRUN -> [DMESG-WARN][1]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/bat-rpls-1/igt@i915_module_load@load.html
Known issues
------------
Here are the changes found in Patchwork_107342v1 that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@i915_selftest@live@hangcheck:
- bat-dg1-5: [PASS][2] -> [DMESG-FAIL][3] ([i915#4494] / [i915#4957])
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/bat-dg1-5/igt@i915_selftest@live@hangcheck.html
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/bat-dg1-5/igt@i915_selftest@live@hangcheck.html
- bat-dg1-6: [PASS][4] -> [DMESG-FAIL][5] ([i915#4494] / [i915#4957])
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/bat-dg1-6/igt@i915_selftest@live@hangcheck.html
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/bat-dg1-6/igt@i915_selftest@live@hangcheck.html
* igt@i915_suspend@basic-s2idle-without-i915:
- fi-bdw-gvtdvm: NOTRUN -> [INCOMPLETE][6] ([i915#4817])
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/fi-bdw-gvtdvm/igt@i915_suspend@basic-s2idle-without-i915.html
* igt@kms_pipe_crc_basic@nonblocking-crc:
- fi-bdw-gvtdvm: NOTRUN -> [SKIP][7] ([fdo#109271]) +19 similar issues
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/fi-bdw-gvtdvm/igt@kms_pipe_crc_basic@nonblocking-crc.html
#### Possible fixes ####
* igt@i915_module_load@load:
- fi-bdw-gvtdvm: [DMESG-WARN][8] ([i915#6540]) -> [PASS][9]
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/fi-bdw-gvtdvm/igt@i915_module_load@load.html
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/fi-bdw-gvtdvm/igt@i915_module_load@load.html
* igt@kms_force_connector_basic@force-connector-state:
- fi-bdw-gvtdvm: [DMESG-WARN][10] ([i915#5922]) -> [PASS][11]
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/fi-bdw-gvtdvm/igt@kms_force_connector_basic@force-connector-state.html
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/fi-bdw-gvtdvm/igt@kms_force_connector_basic@force-connector-state.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
[i915#4312]: https://gitlab.freedesktop.org/drm/intel/issues/4312
[i915#4494]: https://gitlab.freedesktop.org/drm/intel/issues/4494
[i915#4817]: https://gitlab.freedesktop.org/drm/intel/issues/4817
[i915#4957]: https://gitlab.freedesktop.org/drm/intel/issues/4957
[i915#5922]: https://gitlab.freedesktop.org/drm/intel/issues/5922
[i915#6540]: https://gitlab.freedesktop.org/drm/intel/issues/6540
Build changes
-------------
* Linux: CI_DRM_11990 -> Patchwork_107342v1
CI-20190529: 20190529
CI_DRM_11990: 6590d43d39b99e1cd8693801b2ea8adeb97d9a04 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_6629: d24e986fb3b2ab6d755498d27828bc85931d12ff @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_107342v1: 6590d43d39b99e1cd8693801b2ea8adeb97d9a04 @ git://anongit.freedesktop.org/gfx-ci/linux
### Linux commits
46008b437b47 drm/i915/dg2: Add additional tuning settings
3add3010f6bc drm/i915/gt: Add dedicated function for non-ctx register tuning settings
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/index.html
[-- Attachment #2: Type: text/html, Size: 5321 bytes --]
^ permalink raw reply [flat|nested] 8+ messages in thread
* [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
2022-08-16 21:06 ` Matt Roper
` (2 preceding siblings ...)
(?)
@ 2022-08-16 23:57 ` Patchwork
2022-08-17 5:57 ` Matt Roper
-1 siblings, 1 reply; 8+ messages in thread
From: Patchwork @ 2022-08-16 23:57 UTC (permalink / raw)
To: Matt Roper; +Cc: intel-gfx
[-- Attachment #1: Type: text/plain, Size: 15208 bytes --]
== Series Details ==
Series: series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
URL : https://patchwork.freedesktop.org/series/107342/
State : success
== Summary ==
CI Bug Log - changes from CI_DRM_11990_full -> Patchwork_107342v1_full
====================================================
Summary
-------
**SUCCESS**
No regressions found.
Participating hosts (10 -> 12)
------------------------------
Additional (2): shard-dg1 shard-tglu
Possible new issues
-------------------
Here are the unknown changes that may have been introduced in Patchwork_107342v1_full:
### IGT changes ###
#### Suppressed ####
The following results come from untrusted machines, tests, or statuses.
They do not affect the overall result.
* igt@i915_pm_freq_mult@media-freq@gt0:
- {shard-dg1}: NOTRUN -> [SKIP][1]
[1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-dg1-16/igt@i915_pm_freq_mult@media-freq@gt0.html
* igt@runner@aborted:
- {shard-tglu}: NOTRUN -> ([FAIL][2], [FAIL][3], [FAIL][4], [FAIL][5], [FAIL][6], [FAIL][7], [FAIL][8], [FAIL][9])
[2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
[3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
[4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
[5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
[6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
[7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
[8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
[9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
New tests
---------
New tests have been introduced between CI_DRM_11990_full and Patchwork_107342v1_full:
### New IGT tests (1) ###
* igt@gem_lmem_swapping@massive-random@lmem0:
- Statuses : 1 pass(s)
- Exec time: [0.47] s
Known issues
------------
Here are the changes found in Patchwork_107342v1_full that come from known issues:
### IGT changes ###
#### Issues hit ####
* igt@gem_create@create-massive:
- shard-kbl: NOTRUN -> [DMESG-WARN][10] ([i915#4991])
[10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl1/igt@gem_create@create-massive.html
* igt@gem_exec_fair@basic-none-vip@rcs0:
- shard-kbl: [PASS][11] -> [SKIP][12] ([fdo#109271])
[11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl7/igt@gem_exec_fair@basic-none-vip@rcs0.html
[12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl1/igt@gem_exec_fair@basic-none-vip@rcs0.html
* igt@gem_exec_fair@basic-pace@rcs0:
- shard-kbl: [PASS][13] -> [FAIL][14] ([i915#2842]) +1 similar issue
[13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@gem_exec_fair@basic-pace@rcs0.html
[14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@gem_exec_fair@basic-pace@rcs0.html
* igt@kms_flip@flip-vs-suspend-interruptible@c-dp1:
- shard-kbl: [PASS][15] -> [DMESG-WARN][16] ([i915#180]) +2 similar issues
[15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl1/igt@kms_flip@flip-vs-suspend-interruptible@c-dp1.html
[16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl4/igt@kms_flip@flip-vs-suspend-interruptible@c-dp1.html
* igt@kms_hdr@bpc-switch-dpms@pipe-a-dp-1:
- shard-kbl: [PASS][17] -> [FAIL][18] ([i915#1188])
[17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@kms_hdr@bpc-switch-dpms@pipe-a-dp-1.html
[18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@kms_hdr@bpc-switch-dpms@pipe-a-dp-1.html
* igt@kms_plane_multiple@atomic-pipe-d-tiling-y:
- shard-kbl: NOTRUN -> [SKIP][19] ([fdo#109271]) +12 similar issues
[19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@kms_plane_multiple@atomic-pipe-d-tiling-y.html
* igt@kms_vblank@pipe-c-ts-continuation-suspend:
- shard-apl: [PASS][20] -> [DMESG-WARN][21] ([i915#180])
[20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-apl8/igt@kms_vblank@pipe-c-ts-continuation-suspend.html
[21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-apl4/igt@kms_vblank@pipe-c-ts-continuation-suspend.html
#### Possible fixes ####
* igt@gem_exec_fair@basic-pace@vecs0:
- shard-kbl: [FAIL][22] ([i915#2842]) -> [PASS][23] +2 similar issues
[22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@gem_exec_fair@basic-pace@vecs0.html
[23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@gem_exec_fair@basic-pace@vecs0.html
* igt@i915_suspend@fence-restore-untiled:
- shard-kbl: [DMESG-WARN][24] ([i915#180]) -> [PASS][25]
[24]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@i915_suspend@fence-restore-untiled.html
[25]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl1/igt@i915_suspend@fence-restore-untiled.html
#### Warnings ####
* igt@kms_hdr@bpc-switch-suspend@pipe-a-dp-1:
- shard-kbl: [DMESG-FAIL][26] ([i915#180]) -> [FAIL][27] ([i915#1188])
[26]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@kms_hdr@bpc-switch-suspend@pipe-a-dp-1.html
[27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@kms_hdr@bpc-switch-suspend@pipe-a-dp-1.html
{name}: This element is suppressed. This means it is ignored when computing
the status of the difference (SUCCESS, WARNING, or FAILURE).
[fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
[fdo#109274]: https://bugs.freedesktop.org/show_bug.cgi?id=109274
[fdo#109283]: https://bugs.freedesktop.org/show_bug.cgi?id=109283
[fdo#109285]: https://bugs.freedesktop.org/show_bug.cgi?id=109285
[fdo#109289]: https://bugs.freedesktop.org/show_bug.cgi?id=109289
[fdo#109291]: https://bugs.freedesktop.org/show_bug.cgi?id=109291
[fdo#109300]: https://bugs.freedesktop.org/show_bug.cgi?id=109300
[fdo#109302]: https://bugs.freedesktop.org/show_bug.cgi?id=109302
[fdo#109303]: https://bugs.freedesktop.org/show_bug.cgi?id=109303
[fdo#109307]: https://bugs.freedesktop.org/show_bug.cgi?id=109307
[fdo#109309]: https://bugs.freedesktop.org/show_bug.cgi?id=109309
[fdo#109506]: https://bugs.freedesktop.org/show_bug.cgi?id=109506
[fdo#111068]: https://bugs.freedesktop.org/show_bug.cgi?id=111068
[fdo#111615]: https://bugs.freedesktop.org/show_bug.cgi?id=111615
[fdo#111825]: https://bugs.freedesktop.org/show_bug.cgi?id=111825
[fdo#111827]: https://bugs.freedesktop.org/show_bug.cgi?id=111827
[fdo#112054]: https://bugs.freedesktop.org/show_bug.cgi?id=112054
[fdo#112283]: https://bugs.freedesktop.org/show_bug.cgi?id=112283
[i915#1063]: https://gitlab.freedesktop.org/drm/intel/issues/1063
[i915#1072]: https://gitlab.freedesktop.org/drm/intel/issues/1072
[i915#1155]: https://gitlab.freedesktop.org/drm/intel/issues/1155
[i915#1188]: https://gitlab.freedesktop.org/drm/intel/issues/1188
[i915#1257]: https://gitlab.freedesktop.org/drm/intel/issues/1257
[i915#1397]: https://gitlab.freedesktop.org/drm/intel/issues/1397
[i915#1755]: https://gitlab.freedesktop.org/drm/intel/issues/1755
[i915#1769]: https://gitlab.freedesktop.org/drm/intel/issues/1769
[i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180
[i915#1839]: https://gitlab.freedesktop.org/drm/intel/issues/1839
[i915#1902]: https://gitlab.freedesktop.org/drm/intel/issues/1902
[i915#2433]: https://gitlab.freedesktop.org/drm/intel/issues/2433
[i915#2434]: https://gitlab.freedesktop.org/drm/intel/issues/2434
[i915#2437]: https://gitlab.freedesktop.org/drm/intel/issues/2437
[i915#2527]: https://gitlab.freedesktop.org/drm/intel/issues/2527
[i915#2530]: https://gitlab.freedesktop.org/drm/intel/issues/2530
[i915#2672]: https://gitlab.freedesktop.org/drm/intel/issues/2672
[i915#2705]: https://gitlab.freedesktop.org/drm/intel/issues/2705
[i915#280]: https://gitlab.freedesktop.org/drm/intel/issues/280
[i915#284]: https://gitlab.freedesktop.org/drm/intel/issues/284
[i915#2842]: https://gitlab.freedesktop.org/drm/intel/issues/2842
[i915#2994]: https://gitlab.freedesktop.org/drm/intel/issues/2994
[i915#3002]: https://gitlab.freedesktop.org/drm/intel/issues/3002
[i915#3281]: https://gitlab.freedesktop.org/drm/intel/issues/3281
[i915#3282]: https://gitlab.freedesktop.org/drm/intel/issues/3282
[i915#3297]: https://gitlab.freedesktop.org/drm/intel/issues/3297
[i915#3299]: https://gitlab.freedesktop.org/drm/intel/issues/3299
[i915#3318]: https://gitlab.freedesktop.org/drm/intel/issues/3318
[i915#3361]: https://gitlab.freedesktop.org/drm/intel/issues/3361
[i915#3376]: https://gitlab.freedesktop.org/drm/intel/issues/3376
[i915#3458]: https://gitlab.freedesktop.org/drm/intel/issues/3458
[i915#3469]: https://gitlab.freedesktop.org/drm/intel/issues/3469
[i915#3539]: https://gitlab.freedesktop.org/drm/intel/issues/3539
[i915#3555]: https://gitlab.freedesktop.org/drm/intel/issues/3555
[i915#3638]: https://gitlab.freedesktop.org/drm/intel/issues/3638
[i915#3689]: https://gitlab.freedesktop.org/drm/intel/issues/3689
[i915#3708]: https://gitlab.freedesktop.org/drm/intel/issues/3708
[i915#3742]: https://gitlab.freedesktop.org/drm/intel/issues/3742
[i915#3828]: https://gitlab.freedesktop.org/drm/intel/issues/3828
[i915#3886]: https://gitlab.freedesktop.org/drm/intel/issues/3886
[i915#3936]: https://gitlab.freedesktop.org/drm/intel/issues/3936
[i915#3938]: https://gitlab.freedesktop.org/drm/intel/issues/3938
[i915#3952]: https://gitlab.freedesktop.org/drm/intel/issues/3952
[i915#4016]: https://gitlab.freedesktop.org/drm/intel/issues/4016
[i915#4032]: https://gitlab.freedesktop.org/drm/intel/issues/4032
[i915#404]: https://gitlab.freedesktop.org/drm/intel/issues/404
[i915#4077]: https://gitlab.freedesktop.org/drm/intel/issues/4077
[i915#4078]: https://gitlab.freedesktop.org/drm/intel/issues/4078
[i915#4079]: https://gitlab.freedesktop.org/drm/intel/issues/4079
[i915#4083]: https://gitlab.freedesktop.org/drm/intel/issues/4083
[i915#4103]: https://gitlab.freedesktop.org/drm/intel/issues/4103
[i915#4212]: https://gitlab.freedesktop.org/drm/intel/issues/4212
[i915#4215]: https://gitlab.freedesktop.org/drm/intel/issues/4215
[i915#426]: https://gitlab.freedesktop.org/drm/intel/issues/426
[i915#4270]: https://gitlab.freedesktop.org/drm/intel/issues/4270
[i915#4312]: https://gitlab.freedesktop.org/drm/intel/issues/4312
[i915#433]: https://gitlab.freedesktop.org/drm/intel/issues/433
[i915#4349]: https://gitlab.freedesktop.org/drm/intel/issues/4349
[i915#4387]: https://gitlab.freedesktop.org/drm/intel/issues/4387
[i915#4391]: https://gitlab.freedesktop.org/drm/intel/issues/4391
[i915#4494]: https://gitlab.freedesktop.org/drm/intel/issues/4494
[i915#4538]: https://gitlab.freedesktop.org/drm/intel/issues/4538
[i915#4565]: https://gitlab.freedesktop.org/drm/intel/issues/4565
[i915#4771]: https://gitlab.freedesktop.org/drm/intel/issues/4771
[i915#4812]: https://gitlab.freedesktop.org/drm/intel/issues/4812
[i915#4818]: https://gitlab.freedesktop.org/drm/intel/issues/4818
[i915#4833]: https://gitlab.freedesktop.org/drm/intel/issues/4833
[i915#4852]: https://gitlab.freedesktop.org/drm/intel/issues/4852
[i915#4853]: https://gitlab.freedesktop.org/drm/intel/issues/4853
[i915#4855]: https://gitlab.freedesktop.org/drm/intel/issues/4855
[i915#4859]: https://gitlab.freedesktop.org/drm/intel/issues/4859
[i915#4860]: https://gitlab.freedesktop.org/drm/intel/issues/4860
[i915#4873]: https://gitlab.freedesktop.org/drm/intel/issues/4873
[i915#4874]: https://gitlab.freedesktop.org/drm/intel/issues/4874
[i915#4879]: https://gitlab.freedesktop.org/drm/intel/issues/4879
[i915#4880]: https://gitlab.freedesktop.org/drm/intel/issues/4880
[i915#4881]: https://gitlab.freedesktop.org/drm/intel/issues/4881
[i915#4883]: https://gitlab.freedesktop.org/drm/intel/issues/4883
[i915#4885]: https://gitlab.freedesktop.org/drm/intel/issues/4885
[i915#4893]: https://gitlab.freedesktop.org/drm/intel/issues/4893
[i915#4957]: https://gitlab.freedesktop.org/drm/intel/issues/4957
[i915#4958]: https://gitlab.freedesktop.org/drm/intel/issues/4958
[i915#4991]: https://gitlab.freedesktop.org/drm/intel/issues/4991
[i915#5176]: https://gitlab.freedesktop.org/drm/intel/issues/5176
[i915#5234]: https://gitlab.freedesktop.org/drm/intel/issues/5234
[i915#5235]: https://gitlab.freedesktop.org/drm/intel/issues/5235
[i915#5257]: https://gitlab.freedesktop.org/drm/intel/issues/5257
[i915#5286]: https://gitlab.freedesktop.org/drm/intel/issues/5286
[i915#5287]: https://gitlab.freedesktop.org/drm/intel/issues/5287
[i915#5288]: https://gitlab.freedesktop.org/drm/intel/issues/5288
[i915#5289]: https://gitlab.freedesktop.org/drm/intel/issues/5289
[i915#5325]: https://gitlab.freedesktop.org/drm/intel/issues/5325
[i915#5439]: https://gitlab.freedesktop.org/drm/intel/issues/5439
[i915#5461]: https://gitlab.freedesktop.org/drm/intel/issues/5461
[i915#5563]: https://gitlab.freedesktop.org/drm/intel/issues/5563
[i915#5723]: https://gitlab.freedesktop.org/drm/intel/issues/5723
[i915#5784]: https://gitlab.freedesktop.org/drm/intel/issues/5784
[i915#6011]: https://gitlab.freedesktop.org/drm/intel/issues/6011
[i915#6095]: https://gitlab.freedesktop.org/drm/intel/issues/6095
[i915#6268]: https://gitlab.freedesktop.org/drm/intel/issues/6268
[i915#6301]: https://gitlab.freedesktop.org/drm/intel/issues/6301
[i915#6334]: https://gitlab.freedesktop.org/drm/intel/issues/6334
[i915#6433]: https://gitlab.freedesktop.org/drm/intel/issues/6433
[i915#6458]: https://gitlab.freedesktop.org/drm/intel/issues/6458
[i915#6463]: https://gitlab.freedesktop.org/drm/intel/issues/6463
[i915#6493]: https://gitlab.freedesktop.org/drm/intel/issues/6493
[i915#6524]: https://gitlab.freedesktop.org/drm/intel/issues/6524
[i915#658]: https://gitlab.freedesktop.org/drm/intel/issues/658
Build changes
-------------
* Linux: CI_DRM_11990 -> Patchwork_107342v1
CI-20190529: 20190529
CI_DRM_11990: 6590d43d39b99e1cd8693801b2ea8adeb97d9a04 @ git://anongit.freedesktop.org/gfx-ci/linux
IGT_6629: d24e986fb3b2ab6d755498d27828bc85931d12ff @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
Patchwork_107342v1: 6590d43d39b99e1cd8693801b2ea8adeb97d9a04 @ git://anongit.freedesktop.org/gfx-ci/linux
piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit
== Logs ==
For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/index.html
[-- Attachment #2: Type: text/html, Size: 8329 bytes --]
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [Intel-gfx] [PATCH v2 2/2] drm/i915/dg2: Add additional tuning settings
2022-08-16 21:06 ` Matt Roper
(?)
@ 2022-08-17 5:19 ` Lucas De Marchi
-1 siblings, 0 replies; 8+ messages in thread
From: Lucas De Marchi @ 2022-08-17 5:19 UTC (permalink / raw)
To: Matt Roper; +Cc: intel-gfx, dri-devel
On Tue, Aug 16, 2022 at 02:06:01PM -0700, Matt Roper wrote:
>Some additional MMIO tuning settings have appeared in the bspec's
>performance tuning guide section.
>
>One of the tuning settings here is also documented as formal workaround
>Wa_22012654132 for some steppings of DG2. However the tuning setting
>applies to all DG2 variants and steppings, making it a superset of the
>workaround.
>
>v2:
> - Move DRAW_WATERMARK to engine workaround section. It only moves into
> the engine context on future platforms. (Lucas)
> - CHICKEN_RASTER_2 needs to be handled as a masked register. (Lucas)
>
>Bspec: 68331
>Cc: Lucas De Marchi <lucas.demarchi@intel.com>
>Cc: Lionel Landwerlin <lionel.g.landwerlin@intel.com>
>Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Lucas De Marchi <lucas.demarchi@intel.com>
Lucas De Marchi
^ permalink raw reply [flat|nested] 8+ messages in thread
* Re: [Intel-gfx] ✓ Fi.CI.IGT: success for series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
2022-08-16 23:57 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
@ 2022-08-17 5:57 ` Matt Roper
0 siblings, 0 replies; 8+ messages in thread
From: Matt Roper @ 2022-08-17 5:57 UTC (permalink / raw)
To: intel-gfx
On Tue, Aug 16, 2022 at 11:57:37PM +0000, Patchwork wrote:
> == Series Details ==
>
> Series: series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings
> URL : https://patchwork.freedesktop.org/series/107342/
> State : success
>
> == Summary ==
>
> CI Bug Log - changes from CI_DRM_11990_full -> Patchwork_107342v1_full
> ====================================================
>
> Summary
> -------
>
> **SUCCESS**
>
> No regressions found.
Applied to drm-intel-gt-next. Thanks Lucas for the reviews.
Matt
>
>
>
> Participating hosts (10 -> 12)
> ------------------------------
>
> Additional (2): shard-dg1 shard-tglu
>
> Possible new issues
> -------------------
>
> Here are the unknown changes that may have been introduced in Patchwork_107342v1_full:
>
> ### IGT changes ###
>
> #### Suppressed ####
>
> The following results come from untrusted machines, tests, or statuses.
> They do not affect the overall result.
>
> * igt@i915_pm_freq_mult@media-freq@gt0:
> - {shard-dg1}: NOTRUN -> [SKIP][1]
> [1]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-dg1-16/igt@i915_pm_freq_mult@media-freq@gt0.html
>
> * igt@runner@aborted:
> - {shard-tglu}: NOTRUN -> ([FAIL][2], [FAIL][3], [FAIL][4], [FAIL][5], [FAIL][6], [FAIL][7], [FAIL][8], [FAIL][9])
> [2]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
> [3]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
> [4]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
> [5]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
> [6]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
> [7]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
> [8]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-4/igt@runner@aborted.html
> [9]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-tglu-2/igt@runner@aborted.html
>
>
> New tests
> ---------
>
> New tests have been introduced between CI_DRM_11990_full and Patchwork_107342v1_full:
>
> ### New IGT tests (1) ###
>
> * igt@gem_lmem_swapping@massive-random@lmem0:
> - Statuses : 1 pass(s)
> - Exec time: [0.47] s
>
>
>
> Known issues
> ------------
>
> Here are the changes found in Patchwork_107342v1_full that come from known issues:
>
> ### IGT changes ###
>
> #### Issues hit ####
>
> * igt@gem_create@create-massive:
> - shard-kbl: NOTRUN -> [DMESG-WARN][10] ([i915#4991])
> [10]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl1/igt@gem_create@create-massive.html
>
> * igt@gem_exec_fair@basic-none-vip@rcs0:
> - shard-kbl: [PASS][11] -> [SKIP][12] ([fdo#109271])
> [11]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl7/igt@gem_exec_fair@basic-none-vip@rcs0.html
> [12]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl1/igt@gem_exec_fair@basic-none-vip@rcs0.html
>
> * igt@gem_exec_fair@basic-pace@rcs0:
> - shard-kbl: [PASS][13] -> [FAIL][14] ([i915#2842]) +1 similar issue
> [13]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@gem_exec_fair@basic-pace@rcs0.html
> [14]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@gem_exec_fair@basic-pace@rcs0.html
>
> * igt@kms_flip@flip-vs-suspend-interruptible@c-dp1:
> - shard-kbl: [PASS][15] -> [DMESG-WARN][16] ([i915#180]) +2 similar issues
> [15]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl1/igt@kms_flip@flip-vs-suspend-interruptible@c-dp1.html
> [16]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl4/igt@kms_flip@flip-vs-suspend-interruptible@c-dp1.html
>
> * igt@kms_hdr@bpc-switch-dpms@pipe-a-dp-1:
> - shard-kbl: [PASS][17] -> [FAIL][18] ([i915#1188])
> [17]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@kms_hdr@bpc-switch-dpms@pipe-a-dp-1.html
> [18]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@kms_hdr@bpc-switch-dpms@pipe-a-dp-1.html
>
> * igt@kms_plane_multiple@atomic-pipe-d-tiling-y:
> - shard-kbl: NOTRUN -> [SKIP][19] ([fdo#109271]) +12 similar issues
> [19]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@kms_plane_multiple@atomic-pipe-d-tiling-y.html
>
> * igt@kms_vblank@pipe-c-ts-continuation-suspend:
> - shard-apl: [PASS][20] -> [DMESG-WARN][21] ([i915#180])
> [20]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-apl8/igt@kms_vblank@pipe-c-ts-continuation-suspend.html
> [21]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-apl4/igt@kms_vblank@pipe-c-ts-continuation-suspend.html
>
>
> #### Possible fixes ####
>
> * igt@gem_exec_fair@basic-pace@vecs0:
> - shard-kbl: [FAIL][22] ([i915#2842]) -> [PASS][23] +2 similar issues
> [22]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@gem_exec_fair@basic-pace@vecs0.html
> [23]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@gem_exec_fair@basic-pace@vecs0.html
>
> * igt@i915_suspend@fence-restore-untiled:
> - shard-kbl: [DMESG-WARN][24] ([i915#180]) -> [PASS][25]
> [24]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@i915_suspend@fence-restore-untiled.html
> [25]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl1/igt@i915_suspend@fence-restore-untiled.html
>
>
> #### Warnings ####
>
> * igt@kms_hdr@bpc-switch-suspend@pipe-a-dp-1:
> - shard-kbl: [DMESG-FAIL][26] ([i915#180]) -> [FAIL][27] ([i915#1188])
> [26]: https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_11990/shard-kbl4/igt@kms_hdr@bpc-switch-suspend@pipe-a-dp-1.html
> [27]: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/shard-kbl7/igt@kms_hdr@bpc-switch-suspend@pipe-a-dp-1.html
>
>
> {name}: This element is suppressed. This means it is ignored when computing
> the status of the difference (SUCCESS, WARNING, or FAILURE).
>
> [fdo#109271]: https://bugs.freedesktop.org/show_bug.cgi?id=109271
> [fdo#109274]: https://bugs.freedesktop.org/show_bug.cgi?id=109274
> [fdo#109283]: https://bugs.freedesktop.org/show_bug.cgi?id=109283
> [fdo#109285]: https://bugs.freedesktop.org/show_bug.cgi?id=109285
> [fdo#109289]: https://bugs.freedesktop.org/show_bug.cgi?id=109289
> [fdo#109291]: https://bugs.freedesktop.org/show_bug.cgi?id=109291
> [fdo#109300]: https://bugs.freedesktop.org/show_bug.cgi?id=109300
> [fdo#109302]: https://bugs.freedesktop.org/show_bug.cgi?id=109302
> [fdo#109303]: https://bugs.freedesktop.org/show_bug.cgi?id=109303
> [fdo#109307]: https://bugs.freedesktop.org/show_bug.cgi?id=109307
> [fdo#109309]: https://bugs.freedesktop.org/show_bug.cgi?id=109309
> [fdo#109506]: https://bugs.freedesktop.org/show_bug.cgi?id=109506
> [fdo#111068]: https://bugs.freedesktop.org/show_bug.cgi?id=111068
> [fdo#111615]: https://bugs.freedesktop.org/show_bug.cgi?id=111615
> [fdo#111825]: https://bugs.freedesktop.org/show_bug.cgi?id=111825
> [fdo#111827]: https://bugs.freedesktop.org/show_bug.cgi?id=111827
> [fdo#112054]: https://bugs.freedesktop.org/show_bug.cgi?id=112054
> [fdo#112283]: https://bugs.freedesktop.org/show_bug.cgi?id=112283
> [i915#1063]: https://gitlab.freedesktop.org/drm/intel/issues/1063
> [i915#1072]: https://gitlab.freedesktop.org/drm/intel/issues/1072
> [i915#1155]: https://gitlab.freedesktop.org/drm/intel/issues/1155
> [i915#1188]: https://gitlab.freedesktop.org/drm/intel/issues/1188
> [i915#1257]: https://gitlab.freedesktop.org/drm/intel/issues/1257
> [i915#1397]: https://gitlab.freedesktop.org/drm/intel/issues/1397
> [i915#1755]: https://gitlab.freedesktop.org/drm/intel/issues/1755
> [i915#1769]: https://gitlab.freedesktop.org/drm/intel/issues/1769
> [i915#180]: https://gitlab.freedesktop.org/drm/intel/issues/180
> [i915#1839]: https://gitlab.freedesktop.org/drm/intel/issues/1839
> [i915#1902]: https://gitlab.freedesktop.org/drm/intel/issues/1902
> [i915#2433]: https://gitlab.freedesktop.org/drm/intel/issues/2433
> [i915#2434]: https://gitlab.freedesktop.org/drm/intel/issues/2434
> [i915#2437]: https://gitlab.freedesktop.org/drm/intel/issues/2437
> [i915#2527]: https://gitlab.freedesktop.org/drm/intel/issues/2527
> [i915#2530]: https://gitlab.freedesktop.org/drm/intel/issues/2530
> [i915#2672]: https://gitlab.freedesktop.org/drm/intel/issues/2672
> [i915#2705]: https://gitlab.freedesktop.org/drm/intel/issues/2705
> [i915#280]: https://gitlab.freedesktop.org/drm/intel/issues/280
> [i915#284]: https://gitlab.freedesktop.org/drm/intel/issues/284
> [i915#2842]: https://gitlab.freedesktop.org/drm/intel/issues/2842
> [i915#2994]: https://gitlab.freedesktop.org/drm/intel/issues/2994
> [i915#3002]: https://gitlab.freedesktop.org/drm/intel/issues/3002
> [i915#3281]: https://gitlab.freedesktop.org/drm/intel/issues/3281
> [i915#3282]: https://gitlab.freedesktop.org/drm/intel/issues/3282
> [i915#3297]: https://gitlab.freedesktop.org/drm/intel/issues/3297
> [i915#3299]: https://gitlab.freedesktop.org/drm/intel/issues/3299
> [i915#3318]: https://gitlab.freedesktop.org/drm/intel/issues/3318
> [i915#3361]: https://gitlab.freedesktop.org/drm/intel/issues/3361
> [i915#3376]: https://gitlab.freedesktop.org/drm/intel/issues/3376
> [i915#3458]: https://gitlab.freedesktop.org/drm/intel/issues/3458
> [i915#3469]: https://gitlab.freedesktop.org/drm/intel/issues/3469
> [i915#3539]: https://gitlab.freedesktop.org/drm/intel/issues/3539
> [i915#3555]: https://gitlab.freedesktop.org/drm/intel/issues/3555
> [i915#3638]: https://gitlab.freedesktop.org/drm/intel/issues/3638
> [i915#3689]: https://gitlab.freedesktop.org/drm/intel/issues/3689
> [i915#3708]: https://gitlab.freedesktop.org/drm/intel/issues/3708
> [i915#3742]: https://gitlab.freedesktop.org/drm/intel/issues/3742
> [i915#3828]: https://gitlab.freedesktop.org/drm/intel/issues/3828
> [i915#3886]: https://gitlab.freedesktop.org/drm/intel/issues/3886
> [i915#3936]: https://gitlab.freedesktop.org/drm/intel/issues/3936
> [i915#3938]: https://gitlab.freedesktop.org/drm/intel/issues/3938
> [i915#3952]: https://gitlab.freedesktop.org/drm/intel/issues/3952
> [i915#4016]: https://gitlab.freedesktop.org/drm/intel/issues/4016
> [i915#4032]: https://gitlab.freedesktop.org/drm/intel/issues/4032
> [i915#404]: https://gitlab.freedesktop.org/drm/intel/issues/404
> [i915#4077]: https://gitlab.freedesktop.org/drm/intel/issues/4077
> [i915#4078]: https://gitlab.freedesktop.org/drm/intel/issues/4078
> [i915#4079]: https://gitlab.freedesktop.org/drm/intel/issues/4079
> [i915#4083]: https://gitlab.freedesktop.org/drm/intel/issues/4083
> [i915#4103]: https://gitlab.freedesktop.org/drm/intel/issues/4103
> [i915#4212]: https://gitlab.freedesktop.org/drm/intel/issues/4212
> [i915#4215]: https://gitlab.freedesktop.org/drm/intel/issues/4215
> [i915#426]: https://gitlab.freedesktop.org/drm/intel/issues/426
> [i915#4270]: https://gitlab.freedesktop.org/drm/intel/issues/4270
> [i915#4312]: https://gitlab.freedesktop.org/drm/intel/issues/4312
> [i915#433]: https://gitlab.freedesktop.org/drm/intel/issues/433
> [i915#4349]: https://gitlab.freedesktop.org/drm/intel/issues/4349
> [i915#4387]: https://gitlab.freedesktop.org/drm/intel/issues/4387
> [i915#4391]: https://gitlab.freedesktop.org/drm/intel/issues/4391
> [i915#4494]: https://gitlab.freedesktop.org/drm/intel/issues/4494
> [i915#4538]: https://gitlab.freedesktop.org/drm/intel/issues/4538
> [i915#4565]: https://gitlab.freedesktop.org/drm/intel/issues/4565
> [i915#4771]: https://gitlab.freedesktop.org/drm/intel/issues/4771
> [i915#4812]: https://gitlab.freedesktop.org/drm/intel/issues/4812
> [i915#4818]: https://gitlab.freedesktop.org/drm/intel/issues/4818
> [i915#4833]: https://gitlab.freedesktop.org/drm/intel/issues/4833
> [i915#4852]: https://gitlab.freedesktop.org/drm/intel/issues/4852
> [i915#4853]: https://gitlab.freedesktop.org/drm/intel/issues/4853
> [i915#4855]: https://gitlab.freedesktop.org/drm/intel/issues/4855
> [i915#4859]: https://gitlab.freedesktop.org/drm/intel/issues/4859
> [i915#4860]: https://gitlab.freedesktop.org/drm/intel/issues/4860
> [i915#4873]: https://gitlab.freedesktop.org/drm/intel/issues/4873
> [i915#4874]: https://gitlab.freedesktop.org/drm/intel/issues/4874
> [i915#4879]: https://gitlab.freedesktop.org/drm/intel/issues/4879
> [i915#4880]: https://gitlab.freedesktop.org/drm/intel/issues/4880
> [i915#4881]: https://gitlab.freedesktop.org/drm/intel/issues/4881
> [i915#4883]: https://gitlab.freedesktop.org/drm/intel/issues/4883
> [i915#4885]: https://gitlab.freedesktop.org/drm/intel/issues/4885
> [i915#4893]: https://gitlab.freedesktop.org/drm/intel/issues/4893
> [i915#4957]: https://gitlab.freedesktop.org/drm/intel/issues/4957
> [i915#4958]: https://gitlab.freedesktop.org/drm/intel/issues/4958
> [i915#4991]: https://gitlab.freedesktop.org/drm/intel/issues/4991
> [i915#5176]: https://gitlab.freedesktop.org/drm/intel/issues/5176
> [i915#5234]: https://gitlab.freedesktop.org/drm/intel/issues/5234
> [i915#5235]: https://gitlab.freedesktop.org/drm/intel/issues/5235
> [i915#5257]: https://gitlab.freedesktop.org/drm/intel/issues/5257
> [i915#5286]: https://gitlab.freedesktop.org/drm/intel/issues/5286
> [i915#5287]: https://gitlab.freedesktop.org/drm/intel/issues/5287
> [i915#5288]: https://gitlab.freedesktop.org/drm/intel/issues/5288
> [i915#5289]: https://gitlab.freedesktop.org/drm/intel/issues/5289
> [i915#5325]: https://gitlab.freedesktop.org/drm/intel/issues/5325
> [i915#5439]: https://gitlab.freedesktop.org/drm/intel/issues/5439
> [i915#5461]: https://gitlab.freedesktop.org/drm/intel/issues/5461
> [i915#5563]: https://gitlab.freedesktop.org/drm/intel/issues/5563
> [i915#5723]: https://gitlab.freedesktop.org/drm/intel/issues/5723
> [i915#5784]: https://gitlab.freedesktop.org/drm/intel/issues/5784
> [i915#6011]: https://gitlab.freedesktop.org/drm/intel/issues/6011
> [i915#6095]: https://gitlab.freedesktop.org/drm/intel/issues/6095
> [i915#6268]: https://gitlab.freedesktop.org/drm/intel/issues/6268
> [i915#6301]: https://gitlab.freedesktop.org/drm/intel/issues/6301
> [i915#6334]: https://gitlab.freedesktop.org/drm/intel/issues/6334
> [i915#6433]: https://gitlab.freedesktop.org/drm/intel/issues/6433
> [i915#6458]: https://gitlab.freedesktop.org/drm/intel/issues/6458
> [i915#6463]: https://gitlab.freedesktop.org/drm/intel/issues/6463
> [i915#6493]: https://gitlab.freedesktop.org/drm/intel/issues/6493
> [i915#6524]: https://gitlab.freedesktop.org/drm/intel/issues/6524
> [i915#658]: https://gitlab.freedesktop.org/drm/intel/issues/658
>
>
> Build changes
> -------------
>
> * Linux: CI_DRM_11990 -> Patchwork_107342v1
>
> CI-20190529: 20190529
> CI_DRM_11990: 6590d43d39b99e1cd8693801b2ea8adeb97d9a04 @ git://anongit.freedesktop.org/gfx-ci/linux
> IGT_6629: d24e986fb3b2ab6d755498d27828bc85931d12ff @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git
> Patchwork_107342v1: 6590d43d39b99e1cd8693801b2ea8adeb97d9a04 @ git://anongit.freedesktop.org/gfx-ci/linux
> piglit_4509: fdc5a4ca11124ab8413c7988896eec4c97336694 @ git://anongit.freedesktop.org/piglit
>
> == Logs ==
>
> For more details see: https://intel-gfx-ci.01.org/tree/drm-tip/Patchwork_107342v1/index.html
--
Matt Roper
Graphics Software Engineer
VTT-OSGC Platform Enablement
Intel Corporation
^ permalink raw reply [flat|nested] 8+ messages in thread
end of thread, other threads:[~2022-08-24 18:02 UTC | newest]
Thread overview: 8+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-08-16 21:06 [Intel-gfx] [PATCH v2 1/2] drm/i915/gt: Add dedicated function for non-ctx register tuning settings Matt Roper
2022-08-16 21:06 ` Matt Roper
2022-08-16 21:06 ` [Intel-gfx] [PATCH v2 2/2] drm/i915/dg2: Add additional " Matt Roper
2022-08-16 21:06 ` Matt Roper
2022-08-17 5:19 ` [Intel-gfx] " Lucas De Marchi
2022-08-16 21:34 ` [Intel-gfx] ✓ Fi.CI.BAT: success for series starting with [v2,1/2] drm/i915/gt: Add dedicated function for non-ctx register " Patchwork
2022-08-16 23:57 ` [Intel-gfx] ✓ Fi.CI.IGT: " Patchwork
2022-08-17 5:57 ` Matt Roper
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.