All of lore.kernel.org
 help / color / mirror / Atom feed
From: Conor Dooley <conor.dooley@microchip.com>
To: "Thierry Reding" <thierry.reding@gmail.com>,
	"Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
	"Rob Herring" <robh+dt@kernel.org>,
	"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>
Cc: Daire McNamara <daire.mcnamara@microchip.com>,
	<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	<linux-pwm@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
	Conor Dooley <conor.dooley@microchip.com>
Subject: [PATCH v10 4/4] MAINTAINERS: add pwm to PolarFire SoC entry
Date: Wed, 24 Aug 2022 10:12:15 +0100	[thread overview]
Message-ID: <20220824091215.141577-5-conor.dooley@microchip.com> (raw)
In-Reply-To: <20220824091215.141577-1-conor.dooley@microchip.com>

Add the newly introduced pwm driver to the existing PolarFire SoC entry.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
 MAINTAINERS | 1 +
 1 file changed, 1 insertion(+)

diff --git a/MAINTAINERS b/MAINTAINERS
index 8a5012ba6ff9..5db66c743595 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -17532,6 +17532,7 @@ F:	drivers/char/hw_random/mpfs-rng.c
 F:	drivers/clk/microchip/clk-mpfs.c
 F:	drivers/mailbox/mailbox-mpfs.c
 F:	drivers/pci/controller/pcie-microchip-host.c
+F:	drivers/pwm/pwm-microchip-core.c
 F:	drivers/rtc/rtc-mpfs.c
 F:	drivers/soc/microchip/
 F:	drivers/spi/spi-microchip-core.c
-- 
2.36.1


WARNING: multiple messages have this Message-ID (diff)
From: Conor Dooley <conor.dooley@microchip.com>
To: "Thierry Reding" <thierry.reding@gmail.com>,
	"Uwe Kleine-König" <u.kleine-koenig@pengutronix.de>,
	"Rob Herring" <robh+dt@kernel.org>,
	"Krzysztof Kozlowski" <krzysztof.kozlowski+dt@linaro.org>
Cc: Daire McNamara <daire.mcnamara@microchip.com>,
	<devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
	<linux-pwm@vger.kernel.org>, <linux-riscv@lists.infradead.org>,
	Conor Dooley <conor.dooley@microchip.com>
Subject: [PATCH v10 4/4] MAINTAINERS: add pwm to PolarFire SoC entry
Date: Wed, 24 Aug 2022 10:12:15 +0100	[thread overview]
Message-ID: <20220824091215.141577-5-conor.dooley@microchip.com> (raw)
In-Reply-To: <20220824091215.141577-1-conor.dooley@microchip.com>

Add the newly introduced pwm driver to the existing PolarFire SoC entry.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
---
 MAINTAINERS | 1 +
 1 file changed, 1 insertion(+)

diff --git a/MAINTAINERS b/MAINTAINERS
index 8a5012ba6ff9..5db66c743595 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -17532,6 +17532,7 @@ F:	drivers/char/hw_random/mpfs-rng.c
 F:	drivers/clk/microchip/clk-mpfs.c
 F:	drivers/mailbox/mailbox-mpfs.c
 F:	drivers/pci/controller/pcie-microchip-host.c
+F:	drivers/pwm/pwm-microchip-core.c
 F:	drivers/rtc/rtc-mpfs.c
 F:	drivers/soc/microchip/
 F:	drivers/spi/spi-microchip-core.c
-- 
2.36.1


_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv

  parent reply	other threads:[~2022-08-24  9:13 UTC|newest]

Thread overview: 36+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-08-24  9:12 [PATCH v10 0/4] Microchip soft ip corePWM driver Conor Dooley
2022-08-24  9:12 ` Conor Dooley
2022-08-24  9:12 ` [PATCH v10 1/4] dt-bindings: pwm: fix microchip corePWM's pwm-cells Conor Dooley
2022-08-24  9:12   ` Conor Dooley
2022-08-24  9:12 ` [PATCH v10 2/4] riscv: dts: fix the icicle's #pwm-cells Conor Dooley
2022-08-24  9:12   ` Conor Dooley
2022-09-14 19:59   ` Uwe Kleine-König
2022-09-14 19:59     ` Uwe Kleine-König
2022-09-15  7:03     ` Conor.Dooley
2022-09-15  7:03       ` Conor.Dooley
2022-08-24  9:12 ` [PATCH v10 3/4] pwm: add microchip soft ip corePWM driver Conor Dooley
2022-08-24  9:12   ` Conor Dooley
2022-09-15  7:21   ` Uwe Kleine-König
2022-09-15  7:21     ` Uwe Kleine-König
2022-09-19 12:53     ` Conor Dooley
2022-09-19 12:53       ` Conor Dooley
2022-09-19 13:50       ` Uwe Kleine-König
2022-09-19 13:50         ` Uwe Kleine-König
2022-09-19 14:29         ` Conor Dooley
2022-09-19 14:29           ` Conor Dooley
2022-09-30  7:11           ` Conor Dooley
2022-09-30  7:11             ` Conor Dooley
2022-09-30  9:13           ` Uwe Kleine-König
2022-09-30  9:13             ` Uwe Kleine-König
2022-09-30  9:45             ` Conor Dooley
2022-09-30  9:45               ` Conor Dooley
2022-09-30 13:39               ` Uwe Kleine-König
2022-09-30 13:39                 ` Uwe Kleine-König
2022-09-30 13:49                 ` Conor Dooley
2022-09-30 13:49                   ` Conor Dooley
2022-09-30 14:06                   ` Uwe Kleine-König
2022-09-30 14:06                     ` Uwe Kleine-König
2022-08-24  9:12 ` Conor Dooley [this message]
2022-08-24  9:12   ` [PATCH v10 4/4] MAINTAINERS: add pwm to PolarFire SoC entry Conor Dooley
2022-09-14 20:01   ` Uwe Kleine-König
2022-09-14 20:01     ` Uwe Kleine-König

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20220824091215.141577-5-conor.dooley@microchip.com \
    --to=conor.dooley@microchip.com \
    --cc=daire.mcnamara@microchip.com \
    --cc=devicetree@vger.kernel.org \
    --cc=krzysztof.kozlowski+dt@linaro.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=linux-pwm@vger.kernel.org \
    --cc=linux-riscv@lists.infradead.org \
    --cc=robh+dt@kernel.org \
    --cc=thierry.reding@gmail.com \
    --cc=u.kleine-koenig@pengutronix.de \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.