From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Subject: [PULL 00/29] target-arm queue
Date: Thu, 15 Dec 2022 12:49:40 +0000 [thread overview]
Message-ID: <20221215125009.980128-1-peter.maydell@linaro.org> (raw)
First arm pullreq of the 8.0 series...
The following changes since commit ae2b87341b5ddb0dcb1b3f2d4f586ef18de75873:
Merge tag 'pull-qapi-2022-12-14-v2' of https://repo.or.cz/qemu/armbru into staging (2022-12-14 22:42:14 +0000)
are available in the Git repository at:
https://git.linaro.org/people/pmaydell/qemu-arm.git tags/pull-target-arm-20221215
for you to fetch changes up to 4f3ebdc33618e7c163f769047859d6f34373e3af:
target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator (2022-12-15 11:18:20 +0000)
----------------------------------------------------------------
target-arm queue:
* hw/arm/virt: Add properties to allow more granular
configuration of use of highmem space
* target/arm: Add Cortex-A55 CPU
* hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
* Implement FEAT_EVT
* Some 3-phase-reset conversions for Arm GIC, SMMU
* hw/arm/boot: set initrd with #address-cells type in fdt
* align user-mode exposed ID registers with Linux
* hw/misc: Move some arm-related files from specific_ss into softmmu_ss
* Restrict arm_cpu_exec_interrupt() to TCG accelerator
----------------------------------------------------------------
Gavin Shan (7):
hw/arm/virt: Introduce virt_set_high_memmap() helper
hw/arm/virt: Rename variable size to region_size in virt_set_high_memmap()
hw/arm/virt: Introduce variable region_base in virt_set_high_memmap()
hw/arm/virt: Introduce virt_get_high_memmap_enabled() helper
hw/arm/virt: Improve high memory region address assignment
hw/arm/virt: Add 'compact-highmem' property
hw/arm/virt: Add properties to disable high memory regions
Luke Starrett (1):
hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement
Mihai Carabas (1):
hw/arm/virt: build SMBIOS 19 table
Peter Maydell (15):
target/arm: Allow relevant HCR bits to be written for FEAT_EVT
target/arm: Implement HCR_EL2.TTLBIS traps
target/arm: Implement HCR_EL2.TTLBOS traps
target/arm: Implement HCR_EL2.TICAB,TOCU traps
target/arm: Implement HCR_EL2.TID4 traps
target/arm: Report FEAT_EVT for TCG '-cpu max'
hw/arm: Convert TYPE_ARM_SMMU to 3-phase reset
hw/arm: Convert TYPE_ARM_SMMUV3 to 3-phase reset
hw/intc: Convert TYPE_ARM_GIC_COMMON to 3-phase reset
hw/intc: Convert TYPE_ARM_GIC_KVM to 3-phase reset
hw/intc: Convert TYPE_ARM_GICV3_COMMON to 3-phase reset
hw/intc: Convert TYPE_KVM_ARM_GICV3 to 3-phase reset
hw/intc: Convert TYPE_ARM_GICV3_ITS_COMMON to 3-phase reset
hw/intc: Convert TYPE_ARM_GICV3_ITS to 3-phase reset
hw/intc: Convert TYPE_KVM_ARM_ITS to 3-phase reset
Philippe Mathieu-Daudé (1):
target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator
Schspa Shi (1):
hw/arm/boot: set initrd with #address-cells type in fdt
Thomas Huth (1):
hw/misc: Move some arm-related files from specific_ss into softmmu_ss
Timofey Kutergin (1):
target/arm: Add Cortex-A55 CPU
Zhuojia Shen (1):
target/arm: align exposed ID registers with Linux
docs/system/arm/emulation.rst | 1 +
docs/system/arm/virt.rst | 18 +++
include/hw/arm/smmuv3.h | 2 +-
include/hw/arm/virt.h | 2 +
include/hw/misc/xlnx-zynqmp-apu-ctrl.h | 2 +-
target/arm/cpu.h | 30 +++++
target/arm/kvm-consts.h | 8 +-
hw/arm/boot.c | 10 +-
hw/arm/smmu-common.c | 7 +-
hw/arm/smmuv3.c | 12 +-
hw/arm/virt.c | 202 +++++++++++++++++++++++-----
hw/intc/arm_gic_common.c | 7 +-
hw/intc/arm_gic_kvm.c | 14 +-
hw/intc/arm_gicv3_common.c | 7 +-
hw/intc/arm_gicv3_dist.c | 4 +-
hw/intc/arm_gicv3_its.c | 14 +-
hw/intc/arm_gicv3_its_common.c | 7 +-
hw/intc/arm_gicv3_its_kvm.c | 14 +-
hw/intc/arm_gicv3_kvm.c | 14 +-
hw/misc/imx6_src.c | 2 +-
hw/misc/iotkit-sysctl.c | 1 -
target/arm/cpu.c | 5 +-
target/arm/cpu64.c | 70 ++++++++++
target/arm/cpu_tcg.c | 1 +
target/arm/helper.c | 231 ++++++++++++++++++++++++---------
hw/misc/meson.build | 11 +-
26 files changed, 538 insertions(+), 158 deletions(-)
next reply other threads:[~2022-12-15 12:50 UTC|newest]
Thread overview: 36+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-12-15 12:49 Peter Maydell [this message]
2022-12-15 12:49 ` [PULL 01/29] hw/arm/virt: Introduce virt_set_high_memmap() helper Peter Maydell
2022-12-15 12:49 ` [PULL 02/29] hw/arm/virt: Rename variable size to region_size in virt_set_high_memmap() Peter Maydell
2022-12-15 12:49 ` [PULL 03/29] hw/arm/virt: Introduce variable region_base " Peter Maydell
2022-12-15 12:49 ` [PULL 04/29] hw/arm/virt: Introduce virt_get_high_memmap_enabled() helper Peter Maydell
2022-12-15 12:49 ` [PULL 05/29] hw/arm/virt: Improve high memory region address assignment Peter Maydell
2022-12-15 12:49 ` [PULL 06/29] hw/arm/virt: Add 'compact-highmem' property Peter Maydell
2022-12-15 12:49 ` [PULL 07/29] hw/arm/virt: Add properties to disable high memory regions Peter Maydell
2022-12-15 12:49 ` [PULL 08/29] hw/arm/virt: build SMBIOS 19 table Peter Maydell
2022-12-15 12:49 ` [PULL 09/29] target/arm: Add Cortex-A55 CPU Peter Maydell
2022-12-15 12:49 ` [PULL 10/29] hw/intc/arm_gicv3: Fix GICD_TYPER ITLinesNumber advertisement Peter Maydell
2022-12-15 12:49 ` [PULL 11/29] target/arm: Allow relevant HCR bits to be written for FEAT_EVT Peter Maydell
2022-12-15 12:49 ` [PULL 12/29] target/arm: Implement HCR_EL2.TTLBIS traps Peter Maydell
2022-12-15 12:49 ` [PULL 13/29] target/arm: Implement HCR_EL2.TTLBOS traps Peter Maydell
2022-12-15 12:49 ` [PULL 14/29] target/arm: Implement HCR_EL2.TICAB,TOCU traps Peter Maydell
2022-12-15 12:49 ` [PULL 15/29] target/arm: Implement HCR_EL2.TID4 traps Peter Maydell
2022-12-15 12:49 ` [PULL 16/29] target/arm: Report FEAT_EVT for TCG '-cpu max' Peter Maydell
2022-12-15 12:49 ` [PULL 17/29] hw/arm: Convert TYPE_ARM_SMMU to 3-phase reset Peter Maydell
2022-12-15 12:49 ` [PULL 18/29] hw/arm: Convert TYPE_ARM_SMMUV3 " Peter Maydell
2022-12-15 12:49 ` [PULL 19/29] hw/intc: Convert TYPE_ARM_GIC_COMMON " Peter Maydell
2022-12-15 12:50 ` [PULL 20/29] hw/intc: Convert TYPE_ARM_GIC_KVM " Peter Maydell
2022-12-15 12:50 ` [PULL 21/29] hw/intc: Convert TYPE_ARM_GICV3_COMMON " Peter Maydell
2022-12-15 12:50 ` [PULL 22/29] hw/intc: Convert TYPE_KVM_ARM_GICV3 " Peter Maydell
2022-12-15 12:50 ` [PULL 23/29] hw/intc: Convert TYPE_ARM_GICV3_ITS_COMMON " Peter Maydell
2022-12-15 12:50 ` [PULL 24/29] hw/intc: Convert TYPE_ARM_GICV3_ITS " Peter Maydell
2022-12-15 12:50 ` [PULL 25/29] hw/intc: Convert TYPE_KVM_ARM_ITS " Peter Maydell
2022-12-15 12:50 ` [PULL 26/29] hw/arm/boot: set initrd with #address-cells type in fdt Peter Maydell
2022-12-15 12:50 ` [PULL 27/29] target/arm: align exposed ID registers with Linux Peter Maydell
2022-12-15 12:50 ` [PULL 28/29] hw/misc: Move some arm-related files from specific_ss into softmmu_ss Peter Maydell
2022-12-15 12:50 ` [PULL 29/29] target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator Peter Maydell
-- strict thread matches above, loose matches on Subject: below --
2023-05-18 12:50 [PULL 00/29] target-arm queue Peter Maydell
2023-05-18 14:51 ` Richard Henderson
2020-06-05 16:49 Peter Maydell
2020-06-05 20:10 ` no-reply
2020-06-08 10:04 ` Peter Maydell
2020-05-21 19:15 Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221215125009.980128-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.