From: Varadarajan Narayanan <quic_varada@quicinc.com>
To: <andersson@kernel.org>, <konrad.dybcio@linaro.org>,
<robh@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
<conor+dt@kernel.org>, <mturquette@baylibre.com>,
<sboyd@kernel.org>, <djakov@kernel.org>,
<linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>,
<linux-pm@vger.kernel.org>
Cc: Varadarajan Narayanan <quic_varada@quicinc.com>
Subject: [PATCH 1/2] dt-bindings: interconnect: Add Qualcomm IPQ9574 support
Date: Thu, 21 Mar 2024 10:01:48 +0530 [thread overview]
Message-ID: <20240321043149.2739204-2-quic_varada@quicinc.com> (raw)
In-Reply-To: <20240321043149.2739204-1-quic_varada@quicinc.com>
Add master/slave ids for Qualcomm IPQ9574 Network-On-Chip
interfaces. This will be used by the gcc-ipq9574 driver
that will for providing interconnect services using the
icc-clk framework.
Signed-off-by: Varadarajan Narayanan <quic_varada@quicinc.com>
---
.../dt-bindings/interconnect/qcom,ipq9574.h | 62 +++++++++++++++++++
1 file changed, 62 insertions(+)
create mode 100644 include/dt-bindings/interconnect/qcom,ipq9574.h
diff --git a/include/dt-bindings/interconnect/qcom,ipq9574.h b/include/dt-bindings/interconnect/qcom,ipq9574.h
new file mode 100644
index 000000000000..96f79a86e8d2
--- /dev/null
+++ b/include/dt-bindings/interconnect/qcom,ipq9574.h
@@ -0,0 +1,62 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+#ifndef INTERCONNECT_QCOM_IPQ9574_H
+#define INTERCONNECT_QCOM_IPQ9574_H
+
+#define IPQ_APPS_ID 9574 /* some unique value */
+#define IPQ_NSS_ID (IPQ_APPS_ID * 2)
+
+#define IPQ_ANOC_PCIE0_1_MAS 0
+#define IPQ_ANOC_PCIE0_1_SLV 1
+#define IPQ_SNOC_PCIE0_1_MAS 2
+#define IPQ_SNOC_PCIE0_1_SLV 3
+#define IPQ_ANOC_PCIE1_1_MAS 4
+#define IPQ_ANOC_PCIE1_1_SLV 5
+#define IPQ_SNOC_PCIE1_1_MAS 6
+#define IPQ_SNOC_PCIE1_1_SLV 7
+#define IPQ_ANOC_PCIE2_2_MAS 8
+#define IPQ_ANOC_PCIE2_2_SLV 9
+#define IPQ_SNOC_PCIE2_2_MAS 10
+#define IPQ_SNOC_PCIE2_2_SLV 11
+#define IPQ_ANOC_PCIE3_2_MAS 12
+#define IPQ_ANOC_PCIE3_2_SLV 13
+#define IPQ_SNOC_PCIE3_2_MAS 14
+#define IPQ_SNOC_PCIE3_2_SLV 15
+#define IPQ_USB_MAS 16
+#define IPQ_USB_SLV 17
+#define IPQ_USB_AXI_MAS 18
+#define IPQ_USB_AXI_SLV 19
+#define IPQ_NSSNOC_NSSCC_MAS 20
+#define IPQ_NSSNOC_NSSCC_SLV 21
+#define IPQ_NSSNOC_SNOC_MAS 22
+#define IPQ_NSSNOC_SNOC_SLV 23
+#define IPQ_NSSNOC_SNOC_1_MAS 24
+#define IPQ_NSSNOC_SNOC_1_SLV 25
+#define IPQ_NSSNOC_PCNOC_1_MAS 26
+#define IPQ_NSSNOC_PCNOC_1_SLV 27
+#define IPQ_NSSNOC_QOSGEN_REF_MAS 28
+#define IPQ_NSSNOC_QOSGEN_REF_SLV 29
+#define IPQ_NSSNOC_TIMEOUT_REF_MAS 30
+#define IPQ_NSSNOC_TIMEOUT_REF_SLV 31
+#define IPQ_NSSNOC_XO_DCD_MAS 32
+#define IPQ_NSSNOC_XO_DCD_SLV 33
+#define IPQ_NSSNOC_ATB_MAS 34
+#define IPQ_NSSNOC_ATB_SLV 35
+#define IPQ_MEM_NOC_NSSNOC_MAS 36
+#define IPQ_MEM_NOC_NSSNOC_SLV 37
+#define IPQ_NSSNOC_MEMNOC_MAS 38
+#define IPQ_NSSNOC_MEMNOC_SLV 39
+#define IPQ_NSSNOC_MEM_NOC_1_MAS 40
+#define IPQ_NSSNOC_MEM_NOC_1_SLV 41
+
+#define IPQ_NSS_CC_NSSNOC_PPE_MAS 0
+#define IPQ_NSS_CC_NSSNOC_PPE_SLV 1
+#define IPQ_NSS_CC_NSSNOC_PPE_CFG_MAS 2
+#define IPQ_NSS_CC_NSSNOC_PPE_CFG_SLV 3
+#define IPQ_NSS_CC_NSSNOC_NSS_CSR_MAS 4
+#define IPQ_NSS_CC_NSSNOC_NSS_CSR_SLV 5
+#define IPQ_NSS_CC_NSSNOC_IMEM_QSB_MAS 6
+#define IPQ_NSS_CC_NSSNOC_IMEM_QSB_SLV 7
+#define IPQ_NSS_CC_NSSNOC_IMEM_AHB_MAS 8
+#define IPQ_NSS_CC_NSSNOC_IMEM_AHB_SLV 9
+
+#endif /* INTERCONNECT_QCOM_IPQ9574_H */
--
2.34.1
next prev parent reply other threads:[~2024-03-21 4:32 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2024-03-21 4:31 [PATCH 0/2] Add interconnect driver for IPQ9574 SoC Varadarajan Narayanan
2024-03-21 4:31 ` Varadarajan Narayanan [this message]
2024-03-21 7:23 ` [PATCH 1/2] dt-bindings: interconnect: Add Qualcomm IPQ9574 support Krzysztof Kozlowski
2024-03-21 9:57 ` Varadarajan Narayanan
2024-03-21 14:35 ` Rob Herring
2024-03-21 15:50 ` Varadarajan Narayanan
2024-03-21 4:31 ` [PATCH 2/2] clk: qcom: add IPQ9574 interconnect clocks support Varadarajan Narayanan
2024-03-21 7:25 ` Krzysztof Kozlowski
2024-03-21 9:56 ` Varadarajan Narayanan
2024-03-22 5:45 ` Krzysztof Kozlowski
2024-03-22 5:55 ` kernel test robot
2024-03-22 11:33 ` kernel test robot
2024-03-23 0:29 ` Konrad Dybcio
2024-03-25 10:22 ` Varadarajan Narayanan
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20240321043149.2739204-2-quic_varada@quicinc.com \
--to=quic_varada@quicinc.com \
--cc=andersson@kernel.org \
--cc=conor+dt@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=djakov@kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.