From: Nicolas Saenz Julienne <nsaenzjulienne@suse.de> To: Jeremy Linton <jeremy.linton@arm.com>, Christoph Hellwig <hch@lst.de>, Marek Szyprowski <m.szyprowski@samsung.com>, Robin Murphy <robin.murphy@arm.com>, David Rientjes <rientjes@google.com> Cc: linux-rpi-kernel@lists.infradead.org, iommu@lists.linux-foundation.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] dma-pool: use single atomic pool for both DMA zones Date: Wed, 08 Jul 2020 12:35:34 +0200 [thread overview] Message-ID: <21a7276e98ae245404d82537ac1ee597a92f9150.camel@suse.de> (raw) In-Reply-To: <e6504dc5-4169-edf9-d08e-17a378a1ef7a@arm.com> [-- Attachment #1: Type: text/plain, Size: 1077 bytes --] Hi Jim, On Tue, 2020-07-07 at 17:08 -0500, Jeremy Linton wrote: > Hi, > > I spun this up on my 8G model using the PFTF firmware from: > > https://github.com/pftf/RPi4/releases > > Which allows me to switch between ACPI/DT on the machine. In DT mode it > works fine now, Nice, would that count as a Tested-by from you? > but with ACPI I continue to have failures unless I > disable CMA via cma=0 on the kernel command line. Yes, I see why, in atomic_pool_expand() memory is allocated from CMA without checking its correctness. That calls for a separate fix. I'll try to think of something. > It think that is because > > using DT: > > [ 0.000000] Reserved memory: created CMA memory pool at > 0x0000000037400000, size 64 MiB > > > using ACPI: > [ 0.000000] cma: Reserved 64 MiB at 0x00000000f8000000 > > Which is AFAIK because the default arm64 CMA allocation is just below > the arm64_dma32_phys_limit. As I'm sure you know, we fix the CMA address trough DT, isn't that possible trough ACPI? Regards, Nicolas [-- Attachment #2: This is a digitally signed message part --] [-- Type: application/pgp-signature, Size: 488 bytes --]
WARNING: multiple messages have this Message-ID (diff)
From: Nicolas Saenz Julienne <nsaenzjulienne@suse.de> To: Jeremy Linton <jeremy.linton@arm.com>, Christoph Hellwig <hch@lst.de>, Marek Szyprowski <m.szyprowski@samsung.com>, Robin Murphy <robin.murphy@arm.com>, David Rientjes <rientjes@google.com> Cc: iommu@lists.linux-foundation.org, linux-rpi-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH] dma-pool: use single atomic pool for both DMA zones Date: Wed, 08 Jul 2020 12:35:34 +0200 [thread overview] Message-ID: <21a7276e98ae245404d82537ac1ee597a92f9150.camel@suse.de> (raw) In-Reply-To: <e6504dc5-4169-edf9-d08e-17a378a1ef7a@arm.com> [-- Attachment #1.1: Type: text/plain, Size: 1077 bytes --] Hi Jim, On Tue, 2020-07-07 at 17:08 -0500, Jeremy Linton wrote: > Hi, > > I spun this up on my 8G model using the PFTF firmware from: > > https://github.com/pftf/RPi4/releases > > Which allows me to switch between ACPI/DT on the machine. In DT mode it > works fine now, Nice, would that count as a Tested-by from you? > but with ACPI I continue to have failures unless I > disable CMA via cma=0 on the kernel command line. Yes, I see why, in atomic_pool_expand() memory is allocated from CMA without checking its correctness. That calls for a separate fix. I'll try to think of something. > It think that is because > > using DT: > > [ 0.000000] Reserved memory: created CMA memory pool at > 0x0000000037400000, size 64 MiB > > > using ACPI: > [ 0.000000] cma: Reserved 64 MiB at 0x00000000f8000000 > > Which is AFAIK because the default arm64 CMA allocation is just below > the arm64_dma32_phys_limit. As I'm sure you know, we fix the CMA address trough DT, isn't that possible trough ACPI? Regards, Nicolas [-- Attachment #1.2: This is a digitally signed message part --] [-- Type: application/pgp-signature, Size: 488 bytes --] [-- Attachment #2: Type: text/plain, Size: 156 bytes --] _______________________________________________ iommu mailing list iommu@lists.linux-foundation.org https://lists.linuxfoundation.org/mailman/listinfo/iommu
next prev parent reply other threads:[~2020-07-08 10:35 UTC|newest] Thread overview: 24+ messages / expand[flat|nested] mbox.gz Atom feed top 2020-07-07 12:28 [PATCH] dma-pool: use single atomic pool for both DMA zones Nicolas Saenz Julienne 2020-07-07 12:28 ` Nicolas Saenz Julienne 2020-07-07 22:08 ` Jeremy Linton 2020-07-07 22:08 ` Jeremy Linton 2020-07-08 10:35 ` Nicolas Saenz Julienne [this message] 2020-07-08 10:35 ` Nicolas Saenz Julienne 2020-07-08 15:11 ` Jeremy Linton 2020-07-08 15:11 ` Jeremy Linton 2020-07-08 15:36 ` Christoph Hellwig 2020-07-08 15:36 ` Christoph Hellwig 2020-07-08 16:20 ` Robin Murphy 2020-07-08 16:20 ` Robin Murphy 2020-07-08 15:35 ` Christoph Hellwig 2020-07-08 15:35 ` Christoph Hellwig 2020-07-08 16:00 ` Nicolas Saenz Julienne 2020-07-08 16:00 ` Nicolas Saenz Julienne 2020-07-08 16:10 ` Christoph Hellwig 2020-07-08 16:10 ` Christoph Hellwig 2020-07-09 21:49 ` David Rientjes 2020-07-09 21:49 ` David Rientjes via iommu 2020-07-10 8:19 ` Nicolas Saenz Julienne 2020-07-10 8:19 ` Nicolas Saenz Julienne 2020-07-08 23:16 ` Jeremy Linton 2020-07-08 23:16 ` Jeremy Linton
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=21a7276e98ae245404d82537ac1ee597a92f9150.camel@suse.de \ --to=nsaenzjulienne@suse.de \ --cc=hch@lst.de \ --cc=iommu@lists.linux-foundation.org \ --cc=jeremy.linton@arm.com \ --cc=linux-kernel@vger.kernel.org \ --cc=linux-rpi-kernel@lists.infradead.org \ --cc=m.szyprowski@samsung.com \ --cc=rientjes@google.com \ --cc=robin.murphy@arm.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.