* [PATCH libdrm] amdgpu:support 16 ibs per submit for PAL/SRIOV
@ 2018-03-08 17:31 Marek Olšák
[not found] ` <1520530267-2580-1-git-send-email-maraeo-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
0 siblings, 1 reply; 3+ messages in thread
From: Marek Olšák @ 2018-03-08 17:31 UTC (permalink / raw)
To: amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW
From: Qiang Yu <Qiang.Yu@amd.com>
to support SRIOV and MCBP, need 16 IBs per submit
Signed-off-by: Qiang Yu <Qiang.Yu@amd.com>
Reviewed-by: Junwei Zhang <Jerry.Zhang@amd.com>
---
amdgpu/amdgpu.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/amdgpu/amdgpu.h b/amdgpu/amdgpu.h
index 928b2a6..8950341 100644
--- a/amdgpu/amdgpu.h
+++ b/amdgpu/amdgpu.h
@@ -46,21 +46,21 @@ struct drm_amdgpu_info_hw_ip;
/*--------------------------------------------------------------------------*/
/* --------------------------- Defines ------------------------------------ */
/*--------------------------------------------------------------------------*/
/**
* Define max. number of Command Buffers (IB) which could be sent to the single
* hardware IP to accommodate CE/DE requirements
*
* \sa amdgpu_cs_ib_info
*/
-#define AMDGPU_CS_MAX_IBS_PER_SUBMIT 4
+#define AMDGPU_CS_MAX_IBS_PER_SUBMIT 16
/**
* Special timeout value meaning that the timeout is infinite.
*/
#define AMDGPU_TIMEOUT_INFINITE 0xffffffffffffffffull
/**
* Used in amdgpu_cs_query_fence_status(), meaning that the given timeout
* is absolute.
*/
--
2.7.4
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply related [flat|nested] 3+ messages in thread
* Re: [PATCH libdrm] amdgpu:support 16 ibs per submit for PAL/SRIOV
[not found] ` <1520530267-2580-1-git-send-email-maraeo-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
@ 2018-03-08 18:22 ` Christian König
2018-03-08 19:10 ` Alex Deucher
1 sibling, 0 replies; 3+ messages in thread
From: Christian König @ 2018-03-08 18:22 UTC (permalink / raw)
To: Marek Olšák, amd-gfx-PD4FTy7X32lNgt0PjOBp9y5qC8QIuHrW
Am 08.03.2018 um 18:31 schrieb Marek Olšák:
> From: Qiang Yu <Qiang.Yu@amd.com>
>
> to support SRIOV and MCBP, need 16 IBs per submit
>
> Signed-off-by: Qiang Yu <Qiang.Yu@amd.com>
> Reviewed-by: Junwei Zhang <Jerry.Zhang@amd.com>
Acked-by: Christian König <christian.koenig@amd.com>
> ---
> amdgpu/amdgpu.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/amdgpu/amdgpu.h b/amdgpu/amdgpu.h
> index 928b2a6..8950341 100644
> --- a/amdgpu/amdgpu.h
> +++ b/amdgpu/amdgpu.h
> @@ -46,21 +46,21 @@ struct drm_amdgpu_info_hw_ip;
> /*--------------------------------------------------------------------------*/
> /* --------------------------- Defines ------------------------------------ */
> /*--------------------------------------------------------------------------*/
>
> /**
> * Define max. number of Command Buffers (IB) which could be sent to the single
> * hardware IP to accommodate CE/DE requirements
> *
> * \sa amdgpu_cs_ib_info
> */
> -#define AMDGPU_CS_MAX_IBS_PER_SUBMIT 4
> +#define AMDGPU_CS_MAX_IBS_PER_SUBMIT 16
>
> /**
> * Special timeout value meaning that the timeout is infinite.
> */
> #define AMDGPU_TIMEOUT_INFINITE 0xffffffffffffffffull
>
> /**
> * Used in amdgpu_cs_query_fence_status(), meaning that the given timeout
> * is absolute.
> */
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] 3+ messages in thread
* Re: [PATCH libdrm] amdgpu:support 16 ibs per submit for PAL/SRIOV
[not found] ` <1520530267-2580-1-git-send-email-maraeo-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-03-08 18:22 ` Christian König
@ 2018-03-08 19:10 ` Alex Deucher
1 sibling, 0 replies; 3+ messages in thread
From: Alex Deucher @ 2018-03-08 19:10 UTC (permalink / raw)
To: Marek Olšák; +Cc: amd-gfx list
On Thu, Mar 8, 2018 at 12:31 PM, Marek Olšák <maraeo@gmail.com> wrote:
> From: Qiang Yu <Qiang.Yu@amd.com>
>
> to support SRIOV and MCBP, need 16 IBs per submit
>
> Signed-off-by: Qiang Yu <Qiang.Yu@amd.com>
> Reviewed-by: Junwei Zhang <Jerry.Zhang@amd.com>
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
> ---
> amdgpu/amdgpu.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/amdgpu/amdgpu.h b/amdgpu/amdgpu.h
> index 928b2a6..8950341 100644
> --- a/amdgpu/amdgpu.h
> +++ b/amdgpu/amdgpu.h
> @@ -46,21 +46,21 @@ struct drm_amdgpu_info_hw_ip;
> /*--------------------------------------------------------------------------*/
> /* --------------------------- Defines ------------------------------------ */
> /*--------------------------------------------------------------------------*/
>
> /**
> * Define max. number of Command Buffers (IB) which could be sent to the single
> * hardware IP to accommodate CE/DE requirements
> *
> * \sa amdgpu_cs_ib_info
> */
> -#define AMDGPU_CS_MAX_IBS_PER_SUBMIT 4
> +#define AMDGPU_CS_MAX_IBS_PER_SUBMIT 16
>
> /**
> * Special timeout value meaning that the timeout is infinite.
> */
> #define AMDGPU_TIMEOUT_INFINITE 0xffffffffffffffffull
>
> /**
> * Used in amdgpu_cs_query_fence_status(), meaning that the given timeout
> * is absolute.
> */
> --
> 2.7.4
>
> _______________________________________________
> amd-gfx mailing list
> amd-gfx@lists.freedesktop.org
> https://lists.freedesktop.org/mailman/listinfo/amd-gfx
_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx
^ permalink raw reply [flat|nested] 3+ messages in thread
end of thread, other threads:[~2018-03-08 19:10 UTC | newest]
Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-03-08 17:31 [PATCH libdrm] amdgpu:support 16 ibs per submit for PAL/SRIOV Marek Olšák
[not found] ` <1520530267-2580-1-git-send-email-maraeo-Re5JQEeQqe8AvxtiuMwx3w@public.gmane.org>
2018-03-08 18:22 ` Christian König
2018-03-08 19:10 ` Alex Deucher
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.