All of lore.kernel.org
 help / color / mirror / Atom feed
* [PATCH] arm64: dts: tegra210: fix register range of apbmisc
@ 2019-01-04  7:16 ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-04  7:16 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter
  Cc: linux-tegra, Mark Zhang, linux-arm-kernel, Joseph Lo

Fix the register range of apbmisc, that originally inherited from
Tegra124.

Reported-by: Mark Zhang <markz@nvidia.com>
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index e2baf52fe1af..b5858b5ea052 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -470,7 +470,7 @@
 	apbmisc@70000800 {
 		compatible = "nvidia,tegra210-apbmisc", "nvidia,tegra20-apbmisc";
 		reg = <0x0 0x70000800 0x0 0x64>,   /* Chip revision */
-		      <0x0 0x7000e864 0x0 0x04>;   /* Strapping options */
+		      <0x0 0x70000008 0x0 0x04>;   /* Strapping options */
 	};
 
 	pinmux: pinmux@700008d4 {
-- 
2.20.1

^ permalink raw reply related	[flat|nested] 15+ messages in thread
* [PATCH] arm64: dts: tegra210: fix register range of apbmisc
@ 2019-01-04  7:16 ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-04  7:16 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter
  Cc: linux-tegra, Mark Zhang, linux-arm-kernel, Joseph Lo

Fix the register range of apbmisc, that originally inherited from
Tegra124.

Reported-by: Mark Zhang <markz@nvidia.com>
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210.dtsi | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
index e2baf52fe1af..b5858b5ea052 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
@@ -470,7 +470,7 @@
 	apbmisc@70000800 {
 		compatible = "nvidia,tegra210-apbmisc", "nvidia,tegra20-apbmisc";
 		reg = <0x0 0x70000800 0x0 0x64>,   /* Chip revision */
-		      <0x0 0x7000e864 0x0 0x04>;   /* Strapping options */
+		      <0x0 0x70000008 0x0 0x04>;   /* Strapping options */
 	};
 
 	pinmux: pinmux@700008d4 {
-- 
2.20.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply related	[flat|nested] 15+ messages in thread
* [PATCH] arm64: dts: tegra210-smaug: fix IRQ type of PMIC
  2019-01-04  7:16 ` Joseph Lo
@ 2019-01-04  7:16   ` Joseph Lo
  -1 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-04  7:16 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo

Fix IRQ type of PMIC which should be configured as high-level trigger.

Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
index c08c5471b974..5a67890cfb7a 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
@@ -1362,7 +1362,7 @@
 		max77620: max77620@3c {
 			compatible = "maxim,max77620";
 			reg = <0x3c>;
-			interrupts = <0 86 IRQ_TYPE_NONE>;
+			interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
 
 			#interrupt-cells = <2>;
 			interrupt-controller;
-- 
2.20.1

^ permalink raw reply related	[flat|nested] 15+ messages in thread
* [PATCH] arm64: dts: tegra210-smaug: fix IRQ type of PMIC
@ 2019-01-04  7:16   ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-04  7:16 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel, Joseph Lo

Fix IRQ type of PMIC which should be configured as high-level trigger.

Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
index c08c5471b974..5a67890cfb7a 100644
--- a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
+++ b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
@@ -1362,7 +1362,7 @@
 		max77620: max77620@3c {
 			compatible = "maxim,max77620";
 			reg = <0x3c>;
-			interrupts = <0 86 IRQ_TYPE_NONE>;
+			interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
 
 			#interrupt-cells = <2>;
 			interrupt-controller;
-- 
2.20.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply related	[flat|nested] 15+ messages in thread
* [PATCH] soc/tegra: fuse: fix typo in tegra210_init_speedo_data
  2019-01-04  7:16 ` Joseph Lo
@ 2019-01-04  7:16   ` Joseph Lo
  -1 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-04  7:16 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter
  Cc: linux-tegra, Mark Zhang, linux-arm-kernel, Joseph Lo

Fix typo when reading SoC speedo value from fuse SoC speedo register.

Reported-by: Mark Zhang <markz@nvidia.com>
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 drivers/soc/tegra/fuse/speedo-tegra210.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/soc/tegra/fuse/speedo-tegra210.c b/drivers/soc/tegra/fuse/speedo-tegra210.c
index 5373f4c16b54..8ed35d9851f8 100644
--- a/drivers/soc/tegra/fuse/speedo-tegra210.c
+++ b/drivers/soc/tegra/fuse/speedo-tegra210.c
@@ -131,7 +131,7 @@ void __init tegra210_init_speedo_data(struct tegra_sku_info *sku_info)
 
 	soc_speedo[0] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_0);
 	soc_speedo[1] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_1);
-	soc_speedo[2] = tegra_fuse_read_early(FUSE_CPU_SPEEDO_2);
+	soc_speedo[2] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_2);
 
 	cpu_iddq = tegra_fuse_read_early(FUSE_CPU_IDDQ) * 4;
 	soc_iddq = tegra_fuse_read_early(FUSE_SOC_IDDQ) * 4;
-- 
2.20.1

^ permalink raw reply related	[flat|nested] 15+ messages in thread
* [PATCH] soc/tegra: fuse: fix typo in tegra210_init_speedo_data
@ 2019-01-04  7:16   ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-04  7:16 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter
  Cc: linux-tegra, Mark Zhang, linux-arm-kernel, Joseph Lo

Fix typo when reading SoC speedo value from fuse SoC speedo register.

Reported-by: Mark Zhang <markz@nvidia.com>
Signed-off-by: Joseph Lo <josephl@nvidia.com>
---
 drivers/soc/tegra/fuse/speedo-tegra210.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/soc/tegra/fuse/speedo-tegra210.c b/drivers/soc/tegra/fuse/speedo-tegra210.c
index 5373f4c16b54..8ed35d9851f8 100644
--- a/drivers/soc/tegra/fuse/speedo-tegra210.c
+++ b/drivers/soc/tegra/fuse/speedo-tegra210.c
@@ -131,7 +131,7 @@ void __init tegra210_init_speedo_data(struct tegra_sku_info *sku_info)
 
 	soc_speedo[0] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_0);
 	soc_speedo[1] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_1);
-	soc_speedo[2] = tegra_fuse_read_early(FUSE_CPU_SPEEDO_2);
+	soc_speedo[2] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_2);
 
 	cpu_iddq = tegra_fuse_read_early(FUSE_CPU_IDDQ) * 4;
 	soc_iddq = tegra_fuse_read_early(FUSE_SOC_IDDQ) * 4;
-- 
2.20.1


_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply related	[flat|nested] 15+ messages in thread
* Re: [PATCH] arm64: dts: tegra210: fix register range of apbmisc
  2019-01-04  7:16 ` Joseph Lo
@ 2019-01-25  4:20   ` Joseph Lo
  -1 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-25  4:20 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, Mark Zhang, linux-arm-kernel

Hi Jon,

Could you help me to review this patch?

Thanks,
Joseph

On 1/4/19 3:16 PM, Joseph Lo wrote:
> Fix the register range of apbmisc, that originally inherited from
> Tegra124.
> 
> Reported-by: Mark Zhang <markz@nvidia.com>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>   arch/arm64/boot/dts/nvidia/tegra210.dtsi | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> index e2baf52fe1af..b5858b5ea052 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> @@ -470,7 +470,7 @@
>   	apbmisc@70000800 {
>   		compatible = "nvidia,tegra210-apbmisc", "nvidia,tegra20-apbmisc";
>   		reg = <0x0 0x70000800 0x0 0x64>,   /* Chip revision */
> -		      <0x0 0x7000e864 0x0 0x04>;   /* Strapping options */
> +		      <0x0 0x70000008 0x0 0x04>;   /* Strapping options */
>   	};
>   
>   	pinmux: pinmux@700008d4 {
> 

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] arm64: dts: tegra210: fix register range of apbmisc
@ 2019-01-25  4:20   ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-25  4:20 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, Mark Zhang, linux-arm-kernel

Hi Jon,

Could you help me to review this patch?

Thanks,
Joseph

On 1/4/19 3:16 PM, Joseph Lo wrote:
> Fix the register range of apbmisc, that originally inherited from
> Tegra124.
> 
> Reported-by: Mark Zhang <markz@nvidia.com>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>   arch/arm64/boot/dts/nvidia/tegra210.dtsi | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> index e2baf52fe1af..b5858b5ea052 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
> @@ -470,7 +470,7 @@
>   	apbmisc@70000800 {
>   		compatible = "nvidia,tegra210-apbmisc", "nvidia,tegra20-apbmisc";
>   		reg = <0x0 0x70000800 0x0 0x64>,   /* Chip revision */
> -		      <0x0 0x7000e864 0x0 0x04>;   /* Strapping options */
> +		      <0x0 0x70000008 0x0 0x04>;   /* Strapping options */
>   	};
>   
>   	pinmux: pinmux@700008d4 {
> 

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] arm64: dts: tegra210-smaug: fix IRQ type of PMIC
  2019-01-04  7:16   ` Joseph Lo
@ 2019-01-25  4:20     ` Joseph Lo
  -1 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-25  4:20 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel

Hi Jon,

Could you help me to review this patch?

Thanks,
Joseph

On 1/4/19 3:16 PM, Joseph Lo wrote:
> Fix IRQ type of PMIC which should be configured as high-level trigger.
> 
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>   arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> index c08c5471b974..5a67890cfb7a 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> +++ b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> @@ -1362,7 +1362,7 @@
>   		max77620: max77620@3c {
>   			compatible = "maxim,max77620";
>   			reg = <0x3c>;
> -			interrupts = <0 86 IRQ_TYPE_NONE>;
> +			interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
>   
>   			#interrupt-cells = <2>;
>   			interrupt-controller;
> 

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] arm64: dts: tegra210-smaug: fix IRQ type of PMIC
@ 2019-01-25  4:20     ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-25  4:20 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, linux-arm-kernel

Hi Jon,

Could you help me to review this patch?

Thanks,
Joseph

On 1/4/19 3:16 PM, Joseph Lo wrote:
> Fix IRQ type of PMIC which should be configured as high-level trigger.
> 
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>   arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> index c08c5471b974..5a67890cfb7a 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> +++ b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> @@ -1362,7 +1362,7 @@
>   		max77620: max77620@3c {
>   			compatible = "maxim,max77620";
>   			reg = <0x3c>;
> -			interrupts = <0 86 IRQ_TYPE_NONE>;
> +			interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
>   
>   			#interrupt-cells = <2>;
>   			interrupt-controller;
> 

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] soc/tegra: fuse: fix typo in tegra210_init_speedo_data
  2019-01-04  7:16   ` Joseph Lo
@ 2019-01-25  4:21     ` Joseph Lo
  -1 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-25  4:21 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, Mark Zhang, linux-arm-kernel

Hi Jon,

Could you help me to review this patch?

Thanks,
Joseph

On 1/4/19 3:16 PM, Joseph Lo wrote:
> Fix typo when reading SoC speedo value from fuse SoC speedo register.
> 
> Reported-by: Mark Zhang <markz@nvidia.com>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>   drivers/soc/tegra/fuse/speedo-tegra210.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/soc/tegra/fuse/speedo-tegra210.c b/drivers/soc/tegra/fuse/speedo-tegra210.c
> index 5373f4c16b54..8ed35d9851f8 100644
> --- a/drivers/soc/tegra/fuse/speedo-tegra210.c
> +++ b/drivers/soc/tegra/fuse/speedo-tegra210.c
> @@ -131,7 +131,7 @@ void __init tegra210_init_speedo_data(struct tegra_sku_info *sku_info)
>   
>   	soc_speedo[0] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_0);
>   	soc_speedo[1] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_1);
> -	soc_speedo[2] = tegra_fuse_read_early(FUSE_CPU_SPEEDO_2);
> +	soc_speedo[2] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_2);
>   
>   	cpu_iddq = tegra_fuse_read_early(FUSE_CPU_IDDQ) * 4;
>   	soc_iddq = tegra_fuse_read_early(FUSE_SOC_IDDQ) * 4;
> 

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] soc/tegra: fuse: fix typo in tegra210_init_speedo_data
@ 2019-01-25  4:21     ` Joseph Lo
  0 siblings, 0 replies; 15+ messages in thread
From: Joseph Lo @ 2019-01-25  4:21 UTC (permalink / raw)
  To: Thierry Reding, Jonathan Hunter; +Cc: linux-tegra, Mark Zhang, linux-arm-kernel

Hi Jon,

Could you help me to review this patch?

Thanks,
Joseph

On 1/4/19 3:16 PM, Joseph Lo wrote:
> Fix typo when reading SoC speedo value from fuse SoC speedo register.
> 
> Reported-by: Mark Zhang <markz@nvidia.com>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>   drivers/soc/tegra/fuse/speedo-tegra210.c | 2 +-
>   1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/drivers/soc/tegra/fuse/speedo-tegra210.c b/drivers/soc/tegra/fuse/speedo-tegra210.c
> index 5373f4c16b54..8ed35d9851f8 100644
> --- a/drivers/soc/tegra/fuse/speedo-tegra210.c
> +++ b/drivers/soc/tegra/fuse/speedo-tegra210.c
> @@ -131,7 +131,7 @@ void __init tegra210_init_speedo_data(struct tegra_sku_info *sku_info)
>   
>   	soc_speedo[0] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_0);
>   	soc_speedo[1] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_1);
> -	soc_speedo[2] = tegra_fuse_read_early(FUSE_CPU_SPEEDO_2);
> +	soc_speedo[2] = tegra_fuse_read_early(FUSE_SOC_SPEEDO_2);
>   
>   	cpu_iddq = tegra_fuse_read_early(FUSE_CPU_IDDQ) * 4;
>   	soc_iddq = tegra_fuse_read_early(FUSE_SOC_IDDQ) * 4;
> 

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] soc/tegra: fuse: fix typo in tegra210_init_speedo_data
  2019-01-04  7:16   ` Joseph Lo
  (?)
  (?)
@ 2019-01-25 11:45   ` Thierry Reding
  -1 siblings, 0 replies; 15+ messages in thread
From: Thierry Reding @ 2019-01-25 11:45 UTC (permalink / raw)
  To: Joseph Lo; +Cc: linux-tegra, Mark Zhang, linux-arm-kernel, Jonathan Hunter


[-- Attachment #1.1: Type: text/plain, Size: 387 bytes --]

On Fri, Jan 04, 2019 at 03:16:46PM +0800, Joseph Lo wrote:
> Fix typo when reading SoC speedo value from fuse SoC speedo register.
> 
> Reported-by: Mark Zhang <markz@nvidia.com>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>  drivers/soc/tegra/fuse/speedo-tegra210.c | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)

Applied to for-5.1/soc, thanks.

Thierry

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 176 bytes --]

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] arm64: dts: tegra210: fix register range of apbmisc
  2019-01-04  7:16 ` Joseph Lo
                   ` (3 preceding siblings ...)
  (?)
@ 2019-01-25 11:59 ` Thierry Reding
  -1 siblings, 0 replies; 15+ messages in thread
From: Thierry Reding @ 2019-01-25 11:59 UTC (permalink / raw)
  To: Joseph Lo; +Cc: linux-tegra, Mark Zhang, linux-arm-kernel, Jonathan Hunter


[-- Attachment #1.1: Type: text/plain, Size: 402 bytes --]

On Fri, Jan 04, 2019 at 03:16:44PM +0800, Joseph Lo wrote:
> Fix the register range of apbmisc, that originally inherited from
> Tegra124.
> 
> Reported-by: Mark Zhang <markz@nvidia.com>
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>  arch/arm64/boot/dts/nvidia/tegra210.dtsi | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)

Applied to for-5.1/arm64/dts, thanks.

Thierry

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 176 bytes --]

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 15+ messages in thread
* Re: [PATCH] arm64: dts: tegra210-smaug: fix IRQ type of PMIC
  2019-01-04  7:16   ` Joseph Lo
  (?)
  (?)
@ 2019-01-25 12:03   ` Thierry Reding
  -1 siblings, 0 replies; 15+ messages in thread
From: Thierry Reding @ 2019-01-25 12:03 UTC (permalink / raw)
  To: Joseph Lo; +Cc: linux-tegra, linux-arm-kernel, Jonathan Hunter


[-- Attachment #1.1: Type: text/plain, Size: 823 bytes --]

On Fri, Jan 04, 2019 at 03:16:45PM +0800, Joseph Lo wrote:
> Fix IRQ type of PMIC which should be configured as high-level trigger.
> 
> Signed-off-by: Joseph Lo <josephl@nvidia.com>
> ---
>  arch/arm64/boot/dts/nvidia/tegra210-smaug.dts | 2 +-
>  1 file changed, 1 insertion(+), 1 deletion(-)
> 
> diff --git a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> index c08c5471b974..5a67890cfb7a 100644
> --- a/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> +++ b/arch/arm64/boot/dts/nvidia/tegra210-smaug.dts
> @@ -1362,7 +1362,7 @@
>  		max77620: max77620@3c {
>  			compatible = "maxim,max77620";
>  			reg = <0x3c>;
> -			interrupts = <0 86 IRQ_TYPE_NONE>;
> +			interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;

Applied to for-5.1/arm64/dt, thanks.

Thierry

[-- Attachment #1.2: signature.asc --]
[-- Type: application/pgp-signature, Size: 833 bytes --]

[-- Attachment #2: Type: text/plain, Size: 176 bytes --]

_______________________________________________
linux-arm-kernel mailing list
linux-arm-kernel@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-arm-kernel

^ permalink raw reply	[flat|nested] 15+ messages in thread
end of thread, other threads:[~2019-01-25 12:03 UTC | newest]

Thread overview: 15+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2019-01-04  7:16 [PATCH] arm64: dts: tegra210: fix register range of apbmisc Joseph Lo
2019-01-04  7:16 ` Joseph Lo
2019-01-04  7:16 ` [PATCH] arm64: dts: tegra210-smaug: fix IRQ type of PMIC Joseph Lo
2019-01-04  7:16   ` Joseph Lo
2019-01-25  4:20   ` Joseph Lo
2019-01-25  4:20     ` Joseph Lo
2019-01-25 12:03   ` Thierry Reding
2019-01-04  7:16 ` [PATCH] soc/tegra: fuse: fix typo in tegra210_init_speedo_data Joseph Lo
2019-01-04  7:16   ` Joseph Lo
2019-01-25  4:21   ` Joseph Lo
2019-01-25  4:21     ` Joseph Lo
2019-01-25 11:45   ` Thierry Reding
2019-01-25  4:20 ` [PATCH] arm64: dts: tegra210: fix register range of apbmisc Joseph Lo
2019-01-25  4:20   ` Joseph Lo
2019-01-25 11:59 ` Thierry Reding

This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.