From: "Heiko Stübner" <heiko@sntech.de>
To: guoren@kernel.org, anup@brainfault.org, atish.patra@wdc.com,
maz@kernel.org, tglx@linutronix.de, palmer@dabbelt.com,
linux-riscv@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org,
Guo Ren <guoren@linux.alibaba.com>, Rob Herring <robh@kernel.org>,
Palmer Dabbelt <palmerdabbelt@google.com>,
guoren@kernel.org
Subject: Re: [PATCH V2 1/2] dt-bindings: update riscv plic compatible string
Date: Tue, 12 Oct 2021 17:41:23 +0200 [thread overview]
Message-ID: <3384738.8kAFQ6LgSR@diego> (raw)
In-Reply-To: <20211012153432.2817285-1-guoren@kernel.org>
Hi,
Am Dienstag, 12. Oktober 2021, 17:34:31 CEST schrieb guoren@kernel.org:
> From: Guo Ren <guoren@linux.alibaba.com>
>
> Add the compatible string "thead,c9xx-plic" to the riscv plic
> bindings to support SOCs with thead,c9xx processor cores.
>
> Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
> Cc: Rob Herring <robh@kernel.org>
> Cc: Palmer Dabbelt <palmerdabbelt@google.com>
> Cc: Anup Patel <anup@brainfault.org>
> Cc: Atish Patra <atish.patra@wdc.com>
> ---
> .../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> index 08d5a57ce00f..202eb7666f9b 100644
> --- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> +++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> @@ -46,6 +46,7 @@ properties:
> - enum:
> - sifive,fu540-c000-plic
> - canaan,k210-plic
> + - thead,c9xx-plic
Devicetree bindings shouldn't use asterisks (the xx-part).
Instead you want (probably)
+ - thead,c906-plic
+ - thead,c910-plic
to name the specific SoCs that plic is used on
Heiko
> - const: sifive,plic-1.0.0
>
> reg:
>
WARNING: multiple messages have this Message-ID (diff)
From: "Heiko Stübner" <heiko@sntech.de>
To: guoren@kernel.org, anup@brainfault.org, atish.patra@wdc.com,
maz@kernel.org, tglx@linutronix.de, palmer@dabbelt.com,
linux-riscv@lists.infradead.org
Cc: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org,
Guo Ren <guoren@linux.alibaba.com>, Rob Herring <robh@kernel.org>,
Palmer Dabbelt <palmerdabbelt@google.com>,
guoren@kernel.org
Subject: Re: [PATCH V2 1/2] dt-bindings: update riscv plic compatible string
Date: Tue, 12 Oct 2021 17:41:23 +0200 [thread overview]
Message-ID: <3384738.8kAFQ6LgSR@diego> (raw)
In-Reply-To: <20211012153432.2817285-1-guoren@kernel.org>
Hi,
Am Dienstag, 12. Oktober 2021, 17:34:31 CEST schrieb guoren@kernel.org:
> From: Guo Ren <guoren@linux.alibaba.com>
>
> Add the compatible string "thead,c9xx-plic" to the riscv plic
> bindings to support SOCs with thead,c9xx processor cores.
>
> Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
> Cc: Rob Herring <robh@kernel.org>
> Cc: Palmer Dabbelt <palmerdabbelt@google.com>
> Cc: Anup Patel <anup@brainfault.org>
> Cc: Atish Patra <atish.patra@wdc.com>
> ---
> .../bindings/interrupt-controller/sifive,plic-1.0.0.yaml | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> index 08d5a57ce00f..202eb7666f9b 100644
> --- a/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> +++ b/Documentation/devicetree/bindings/interrupt-controller/sifive,plic-1.0.0.yaml
> @@ -46,6 +46,7 @@ properties:
> - enum:
> - sifive,fu540-c000-plic
> - canaan,k210-plic
> + - thead,c9xx-plic
Devicetree bindings shouldn't use asterisks (the xx-part).
Instead you want (probably)
+ - thead,c906-plic
+ - thead,c910-plic
to name the specific SoCs that plic is used on
Heiko
> - const: sifive,plic-1.0.0
>
> reg:
>
_______________________________________________
linux-riscv mailing list
linux-riscv@lists.infradead.org
http://lists.infradead.org/mailman/listinfo/linux-riscv
next prev parent reply other threads:[~2021-10-12 15:41 UTC|newest]
Thread overview: 18+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-12 15:34 [PATCH V2 1/2] dt-bindings: update riscv plic compatible string guoren
2021-10-12 15:34 ` guoren
2021-10-12 15:34 ` [PATCH V2 2/2] irqchip/sifive-plic: Add thead,c9xx-plic support guoren
2021-10-12 15:34 ` guoren
2021-10-12 16:40 ` Anup Patel
2021-10-12 16:40 ` Anup Patel
2021-10-12 23:06 ` Heiko Stübner
2021-10-12 23:06 ` Heiko Stübner
2021-10-13 0:47 ` Guo Ren
2021-10-13 0:47 ` Guo Ren
2021-10-13 0:48 ` Guo Ren
2021-10-13 0:48 ` Guo Ren
2021-10-12 15:41 ` Heiko Stübner [this message]
2021-10-12 15:41 ` [PATCH V2 1/2] dt-bindings: update riscv plic compatible string Heiko Stübner
2021-10-13 0:41 ` Guo Ren
2021-10-13 0:41 ` Guo Ren
2021-10-12 18:28 ` Atish Patra
2021-10-12 18:28 ` Atish Patra
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=3384738.8kAFQ6LgSR@diego \
--to=heiko@sntech.de \
--cc=anup@brainfault.org \
--cc=atish.patra@wdc.com \
--cc=guoren@kernel.org \
--cc=guoren@linux.alibaba.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=maz@kernel.org \
--cc=palmer@dabbelt.com \
--cc=palmerdabbelt@google.com \
--cc=robh@kernel.org \
--cc=tglx@linutronix.de \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is an external index of several public inboxes,
see mirroring instructions on how to clone and mirror
all data and code used by this external index.