From: Simon Horman <horms+renesas@verge.net.au> To: linux-renesas-soc@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org, Magnus Damm <magnus.damm@gmail.com>, Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>, Vladimir Barinov <vladimir.barinov@cogentembedded.com>, Simon Horman <horms+renesas@verge.net.au> Subject: [PATCH 13/22] arm64: dts: renesas: r8a77970: add [H]SCIF support Date: Fri, 29 Sep 2017 13:52:22 +0200 [thread overview] Message-ID: <38dbb6fc972e53110f0bc308057822d73c063903.1506678250.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1506678250.git.horms+renesas@verge.net.au> From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Describe [H]SCIF ports in the R8A77970 device tree. Based on the original (and large) patch by Daisuke Matsushita <daisuke.matsushita.ns@hitachi.com>. Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- arch/arm64/boot/dts/renesas/r8a77970.dtsi | 149 ++++++++++++++++++++++++++++++ 1 file changed, 149 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a77970.dtsi b/arch/arm64/boot/dts/renesas/r8a77970.dtsi index a2a438a91b3f..04ec0e459686 100644 --- a/arch/arm64/boot/dts/renesas/r8a77970.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a77970.dtsi @@ -59,6 +59,13 @@ clock-frequency = <0>; }; + /* External SCIF clock - to be overridden by boards that provide it */ + scif_clk: scif { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + soc { compatible = "simple-bus"; interrupt-parent = <&gic>; @@ -169,5 +176,147 @@ #dma-cells = <1>; dma-channels = <8>; }; + + hscif0: serial@e6540000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", + "renesas,hscif"; + reg = <0 0xe6540000 0 96>; + interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 520>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x31>, <&dmac1 0x30>, + <&dmac2 0x31>, <&dmac2 0x30>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 520>; + status = "disabled"; + }; + + hscif1: serial@e6550000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", + "renesas,hscif"; + reg = <0 0xe6550000 0 96>; + interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 519>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x33>, <&dmac1 0x32>, + <&dmac2 0x33>, <&dmac2 0x32>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 519>; + status = "disabled"; + }; + + hscif2: serial@e6560000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", + "renesas,hscif"; + reg = <0 0xe6560000 0 96>; + interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 518>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x35>, <&dmac1 0x34>, + <&dmac2 0x35>, <&dmac2 0x34>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 518>; + status = "disabled"; + }; + + hscif3: serial@e66a0000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", "renesas,hscif"; + reg = <0 0xe66a0000 0 96>; + interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 517>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x37>, <&dmac1 0x36>, + <&dmac2 0x37>, <&dmac2 0x36>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 517>; + status = "disabled"; + }; + + scif0: serial@e6e60000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", + "renesas,scif"; + reg = <0 0xe6e60000 0 64>; + interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 207>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x51>, <&dmac1 0x50>, + <&dmac2 0x51>, <&dmac2 0x50>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 207>; + status = "disabled"; + }; + + scif1: serial@e6e68000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", + "renesas,scif"; + reg = <0 0xe6e68000 0 64>; + interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 206>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x53>, <&dmac1 0x52>, + <&dmac2 0x53>, <&dmac2 0x52>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 206>; + status = "disabled"; + }; + + scif3: serial@e6c50000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", + "renesas,scif"; + reg = <0 0xe6c50000 0 64>; + interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 204>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x57>, <&dmac1 0x56>, + <&dmac2 0x57>, <&dmac2 0x56>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 204>; + status = "disabled"; + }; + + scif4: serial@e6c40000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", "renesas,scif"; + reg = <0 0xe6c40000 0 64>; + interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 203>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x59>, <&dmac1 0x58>, + <&dmac2 0x59>, <&dmac2 0x58>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 203>; + status = "disabled"; + }; }; }; -- 2.1.4
WARNING: multiple messages have this Message-ID (diff)
From: horms+renesas@verge.net.au (Simon Horman) To: linux-arm-kernel@lists.infradead.org Subject: [PATCH 13/22] arm64: dts: renesas: r8a77970: add [H]SCIF support Date: Fri, 29 Sep 2017 13:52:22 +0200 [thread overview] Message-ID: <38dbb6fc972e53110f0bc308057822d73c063903.1506678250.git.horms+renesas@verge.net.au> (raw) In-Reply-To: <cover.1506678250.git.horms+renesas@verge.net.au> From: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Describe [H]SCIF ports in the R8A77970 device tree. Based on the original (and large) patch by Daisuke Matsushita <daisuke.matsushita.ns@hitachi.com>. Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com> Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au> --- arch/arm64/boot/dts/renesas/r8a77970.dtsi | 149 ++++++++++++++++++++++++++++++ 1 file changed, 149 insertions(+) diff --git a/arch/arm64/boot/dts/renesas/r8a77970.dtsi b/arch/arm64/boot/dts/renesas/r8a77970.dtsi index a2a438a91b3f..04ec0e459686 100644 --- a/arch/arm64/boot/dts/renesas/r8a77970.dtsi +++ b/arch/arm64/boot/dts/renesas/r8a77970.dtsi @@ -59,6 +59,13 @@ clock-frequency = <0>; }; + /* External SCIF clock - to be overridden by boards that provide it */ + scif_clk: scif { + compatible = "fixed-clock"; + #clock-cells = <0>; + clock-frequency = <0>; + }; + soc { compatible = "simple-bus"; interrupt-parent = <&gic>; @@ -169,5 +176,147 @@ #dma-cells = <1>; dma-channels = <8>; }; + + hscif0: serial at e6540000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", + "renesas,hscif"; + reg = <0 0xe6540000 0 96>; + interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 520>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x31>, <&dmac1 0x30>, + <&dmac2 0x31>, <&dmac2 0x30>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 520>; + status = "disabled"; + }; + + hscif1: serial at e6550000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", + "renesas,hscif"; + reg = <0 0xe6550000 0 96>; + interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 519>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x33>, <&dmac1 0x32>, + <&dmac2 0x33>, <&dmac2 0x32>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 519>; + status = "disabled"; + }; + + hscif2: serial at e6560000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", + "renesas,hscif"; + reg = <0 0xe6560000 0 96>; + interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 518>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x35>, <&dmac1 0x34>, + <&dmac2 0x35>, <&dmac2 0x34>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 518>; + status = "disabled"; + }; + + hscif3: serial at e66a0000 { + compatible = "renesas,hscif-r8a77970", + "renesas,rcar-gen3-hscif", "renesas,hscif"; + reg = <0 0xe66a0000 0 96>; + interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 517>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x37>, <&dmac1 0x36>, + <&dmac2 0x37>, <&dmac2 0x36>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 517>; + status = "disabled"; + }; + + scif0: serial at e6e60000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", + "renesas,scif"; + reg = <0 0xe6e60000 0 64>; + interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 207>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x51>, <&dmac1 0x50>, + <&dmac2 0x51>, <&dmac2 0x50>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 207>; + status = "disabled"; + }; + + scif1: serial at e6e68000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", + "renesas,scif"; + reg = <0 0xe6e68000 0 64>; + interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 206>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x53>, <&dmac1 0x52>, + <&dmac2 0x53>, <&dmac2 0x52>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 206>; + status = "disabled"; + }; + + scif3: serial at e6c50000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", + "renesas,scif"; + reg = <0 0xe6c50000 0 64>; + interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 204>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x57>, <&dmac1 0x56>, + <&dmac2 0x57>, <&dmac2 0x56>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 204>; + status = "disabled"; + }; + + scif4: serial at e6c40000 { + compatible = "renesas,scif-r8a77970", + "renesas,rcar-gen3-scif", "renesas,scif"; + reg = <0 0xe6c40000 0 64>; + interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&cpg CPG_MOD 203>, + <&cpg CPG_CORE 9>, + <&scif_clk>; + clock-names = "fck", "brg_int", "scif_clk"; + dmas = <&dmac1 0x59>, <&dmac1 0x58>, + <&dmac2 0x59>, <&dmac2 0x58>; + dma-names = "tx", "rx", "tx", "rx"; + power-domains = <&sysc 32>; + resets = <&cpg 203>; + status = "disabled"; + }; }; }; -- 2.1.4
next prev parent reply other threads:[~2017-09-29 11:53 UTC|newest] Thread overview: 66+ messages / expand[flat|nested] mbox.gz Atom feed top 2017-09-29 11:52 [GIT PULL] Renesas ARM64 Based SoC DT Updates for v4.15 Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 01/22] arm64: dts: renesas: r8a7795-es1: Drop extra zero from usb unit address Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 02/22] arm64: dts: renesas: r8a7796: Add FDP1 instance Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 03/22] arm64: dts: renesas: r8a77995: update PFC node name to pin-controller Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 04/22] arm64: dts: renesas: ulcb: Enable display output Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 05/22] arm64: dts: renesas: r8a7795: Drop bogus HDMI node names suffixes Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 06/22] arm64: renesas: Add Renesas R8A77970 Kconfig support Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 07/22] arm64: dts: renesas: r8a77995: Use r8a7795-sysc binding definitions Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 08/22] arm64: dts: renesas: r8a77995: Use r8a7795-cpg-mssr " Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 09/22] arm64: dts: renesas: r8a77995: add GPIO device nodes Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 10/22] arm64: dts: renesas: r8a77995: Add EthernetAVB device node Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 11/22] arm64: dts: renesas: initial R8A77970 SoC device tree Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 12/22] arm64: dts: renesas: r8a77970: add SYS-DMAC support Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` Simon Horman [this message] 2017-09-29 11:52 ` [PATCH 13/22] arm64: dts: renesas: r8a77970: add [H]SCIF support Simon Horman 2017-09-29 11:52 ` [PATCH 14/22] arm64: dts: renesas: r8a77970: add EtherAVB support Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 15/22] arm64: dts: draak: Add serial console pins Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 16/22] arm64: dts: renesas: r8a77995: Add USB2.0 PHY device node Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 17/22] arm64: dts: renesas: r8a77995: add USB2.0 Host (EHCI/OHCI) " Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 18/22] arm64: dts: renesas: r8a77995: draak: enable USB2.0 PHY Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 19/22] arm64: dts: renesas: r8a77995: draak: enable USB2.0 Host (EHCI/OHCI) Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 20/22] arm64: dts: renesas: r8a77995: draak: enable EthernetAVB Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-30 10:24 ` Sergei Shtylyov 2017-09-30 10:24 ` Sergei Shtylyov 2017-10-02 1:18 ` Yoshihiro Shimoda 2017-10-02 1:18 ` Yoshihiro Shimoda 2017-10-02 7:14 ` Simon Horman 2017-10-02 7:14 ` Simon Horman 2017-10-02 9:16 ` Yoshihiro Shimoda 2017-10-02 9:16 ` Yoshihiro Shimoda 2017-10-03 7:45 ` Simon Horman 2017-10-03 7:45 ` Simon Horman 2017-10-02 7:21 ` Geert Uytterhoeven 2017-10-02 7:21 ` Geert Uytterhoeven 2017-09-29 11:52 ` [PATCH 21/22] arm64: dts: renesas: r8a7795: add USB3.0 peripheral device node Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-09-29 11:52 ` [PATCH 22/22] arm64: dts: renesas: r8a7796: " Simon Horman 2017-09-29 11:52 ` Simon Horman 2017-10-19 21:39 ` [GIT PULL] Renesas ARM64 Based SoC DT Updates for v4.15 Arnd Bergmann 2017-10-19 21:39 ` Arnd Bergmann 2017-10-20 9:03 ` Simon Horman 2017-10-20 9:03 ` Simon Horman 2017-10-20 9:06 ` Arnd Bergmann 2017-10-20 9:06 ` Arnd Bergmann 2017-10-20 9:28 ` Simon Horman 2017-10-20 9:28 ` Simon Horman
Reply instructions: You may reply publicly to this message via plain-text email using any one of the following methods: * Save the following mbox file, import it into your mail client, and reply-to-all from there: mbox Avoid top-posting and favor interleaved quoting: https://en.wikipedia.org/wiki/Posting_style#Interleaved_style * Reply using the --to, --cc, and --in-reply-to switches of git-send-email(1): git send-email \ --in-reply-to=38dbb6fc972e53110f0bc308057822d73c063903.1506678250.git.horms+renesas@verge.net.au \ --to=horms+renesas@verge.net.au \ --cc=linux-arm-kernel@lists.infradead.org \ --cc=linux-renesas-soc@vger.kernel.org \ --cc=magnus.damm@gmail.com \ --cc=sergei.shtylyov@cogentembedded.com \ --cc=vladimir.barinov@cogentembedded.com \ /path/to/YOUR_REPLY https://kernel.org/pub/software/scm/git/docs/git-send-email.html * If your mail client supports setting the In-Reply-To header via mailto: links, try the mailto: linkBe sure your reply has a Subject: header at the top and a blank line before the message body.
This is an external index of several public inboxes, see mirroring instructions on how to clone and mirror all data and code used by this external index.